Power Electronics based inverters are widely used in many industrial, aerospace and military applications because of their incredible concert on control capability and energy saving. Multi Level Inverter (MLI) is an attractive topology for high voltage DC-AC conversion. The reliability of power electronics system is directly related to the security of motor drive systems. The function of a multilevel inverter is to synthesize a desired staircase output waveform from several levels of dc input voltages that can be batteries, fuel cells, etc. [1] [2] . However, the topologies of multilevel inverter have several advantages such as better output quality, good electromagnetic compatibility, lesser number of sources, low switching losses, high efficiency capability to operate at high voltage and lower voltage stress on semiconductor device [3] [4] . Cascaded H-bridge topology significantly reduces the switches and harmonic content as the number of voltage levels increases more than other topologies. It also improves the reliability of MLIs by reducing the number of dc sources. It requires two unequal dc sources for producing nine-level output [5] [6] . Generally, (m − 1) carriers are needed to produce m-level output. Normally, each phase of cascaded multilevel inverter requires “n” dc sources for 2n + 1 level. The cascaded MLI is favorable for high power applications due to its modular structures. The unbalance problem of the dc link voltage does not occur. The main advantage of these topologies is that the rating of switching devices is highly reduced to the rating of each cell [7] [8] .

Hussein Ashram M G, Fathi S H and Gharehpetian B have suggested selecting the suitable power semiconductor devices for asymmetric multi-level inverter which is very reliable and safe [9] , so that the IGBT device is selected for this work. Jeevananthan S, Nandhakumar R and Dananjayan have introduced inverted sine carrier for fundamental strengthening in PWM inverters and FPGA based implementations [10] , but it is not suitable for variable frequency ISPWM. Thomas A. Lipo has introduced an improved weighted total harmonic distortion for induction motor [11] , and it is superior to the THD which predicts the distortion in the current and consequent supplementary losses. Magdun O. Binder has introduced the calculation of high frequency induction machine parameters [12] , and their influence is towards the stator current. Even though these approaches are well suitable for the sinusoidal PWM method, it is difficult to apply for inverted sine PWM method. The most popular technique is the variable frequency ISPWM method which is implemented in this paper. Conventionally, triangular wave is used as a carrier in PD-PWM method, whereas inverted sine carrier waves are replaced in our proposed PD-PWM technique. A high switching frequency inverted sine carrier wave is compared with the reference sine wave, which generates pulses when the amplitude of the reference sine wave is greater than the inverted sine carrier wave [10] . The constant frequency carrier based PWM increases the switch utilization in multilevel inverters. Thus, the variable frequency carrier based PWM is proposed to balance the switching duty among the various levels in inverters [13] . The proposed strategy is employed in single-phase RL Load. Using this technique load voltage is obtained for hybrid cascaded inverter. The efficiency of the proposed method is measured based on the evaluation metrics i.e., THD and Switch utilization in percentage.

The paper is organized as follows: Section 2 introduces hybrid cascaded multilevel inverter and Section 3 explains variable frequency inverted sine PWM technique. Simulation results and Experimental results have been presented in Sections 4 and 5 respectively. Finally Section 6 concludes this paper.

Multiple dc sources are required for many applications which increases the cable length and this could lead to voltage unbalance among the dc sources [14] . To reduce the number of required dc sources in cascaded multilevel inverter, an asymmetric topology is proposed which uses only two dc sources to generate nine-level output as shown in Figure 1. The optimal asymmetry has been achieved by voltage sources which are proportionally scaled to the two- or three-H bridge. The number of levels in phase voltage obtains as follows.

where, n is the number of H-bridge cells per phase.

The hybrid cascaded multilevel inverter consists of two H-Bridges. The first H-Bridge H₁ consists of dc source 1V_dc whereas the second H-Bridge H₂ consists of dc source 3V_dc is as shown. Each dc source is connected to a single phase inverter. Each inverter level can generate three different voltage outputs +V_dc, 0 and −V_dc by various combinations of the four switches S₁, S₂, S₃ and S₄. When switches S₁ and S₄ are ON, the output is +V_dc, when switches S₂ and S₃ are ON, the output is −V_dc, when either pair S₁ and S₂ or S₃ and S₄ are ON, the output is

0 [15] . The output voltage H₁ can be made equal to −1V_dc, 0, or 1V_dc, similarly the output voltage of H₂ can be made equal to −3V_dc, 0, or 3V_dc by opening and closing its switches appropriately. Therefore, the output voltage of the inverter have the values−4V_dc, −3V_dc, −2V_dc, −V_dc, 0, 4V_dc, 3V_dc, 2V_dc, V_dc can be designed, as shown in Figure 2. The output voltage of the first H-bridge is represented by V₁ and the second H-bridge is represented by V₂. The output voltage is V = V₁ + V₂. Table 1 shows the conduction sequence of each switch for hybrid multilevel inverter at different voltage levels.

The proposed control strategy replaces triangular carrier waveform by variable frequency inverted sine wave so it is known as Inverted sine PWM techniques. The main objective of the proposed method deals THD minimization and switch utilization in a considerable manner for the progress of efficiency factors in MLIs. The proposed PWM strategy replaces the conventional constant frequency carrier waveform by variable frequency inverted sine wave [16] . In constant frequency carrier waveform there is marginal boost in the magnitude at lower order harmonics and unbalanced switch utilization [17] . This can be overcome by implementing variable frequency inverted sine carrier signals. The inverted sine PWM has got better spectral quality and higher fundamental voltage compared to the triangular based PWM. This control strategy uses a high frequency inverted sine carrier which helps to maximize the output voltage for a given modulation index [10] [18] .

The significance of ISPWM methods are:

1) Spectral quality is better and fundamental component is higher when compared to the conventional sinusoidal PWM.

2) The ISCPWM strategy enhances the fundamental output voltage particularly at lower modulation index ranges.

3) Reduction in THD.

4) Low switching losses.

5) Due to improvement of THD in the lower range of modulation index, this is applicable for low speed drive application.

Total Harmonic Distortion (THD) decreases and switching losses increases with increase in switching fre-

quency and switching loss. The graph is plotted with THD, switching losses and switching frequency to obtain a low value of THD and switching losses. The optimum frequency is found to be 3950 Hz and the corresponding THD and switching loss is found from the graph shown in Figure 3. VFISPWM method combines the advantage of variable frequency carrier signals and inverted sine. It has an enhanced fundamental voltage and minimizes the switch utilization between the various levels in inverters. The control signals have been generate by comparing the sinusoidal reference signal with a variable frequency inverted sine carrier signal. The carrier frequencies are selected such that the number of switching in each bands are equal. The frequency ratio for each band should be set properly in order to balance the switching action for all levels [13] [19] as explained in Figure 4.

In Figure 3(b), the modulating wave [20] is defined as

where θ = Switching angle.

The calculation of the slope values for the four bands is shown below:

In our proposed method, the strategy spotlighted on Phase Disposition (PD) based inverted sine PWM (ISPWM) for nine-level inverter. The parameters chosen for simulation using the proposed PWM technique is as shown in Table 2. Thus the proposed VF-ISPWM technique is proved the minimized THD and Switch utilization is significantly reduces 32.35% of the CF-ISPWM switching technique as depicted in Table 3. The comparative analysis over conventional PWM techniques is shown in Table 4.

From the Table 3 and Table 4 it is observed that variable frequency inverted sine PWM has a better spectral quality when compare to other PWM methods. The hybrid cascaded inverter is simulated for different modulation index and carrier frequency values using MATLAB/SIMULINK. Figure 5 show the load current waveform. Figure 6 shows the load current spectrum. Figure 7 shows the load voltage waveform and Figure 8 shows the load voltage spectrum of proposed methods for ma = 0.9 and V_dc = 300 V. As we shown, the proposed VFISPWM technique always claims lower THD than CFISPWM technique and the Load voltage waveform shows that the top and bottom levels of VFISPWM technique has less number of switching compared to the CF-ISPWM technique.

Figure 9 details the comparison of THD (%) vs. Modulation Index (ma) graphically. These results show that the VFISPWM method gives harmonic reduction for individual harmonic. Hence, the VF-ISPWM scheme is more favorable than the CF-ISPWM technique for hybrid asymmetric multilevel inverter.

From the above results, it is also observed that VFISPWM gives an enhanced fundamental voltage and reduced total harmonic distortion. To verify the robustness of the proposed scheme, a simulation model for a single phase hybrid cascaded MLI with Induction motor load is implemented. The motor specifications are revealed in Table 5. To prove the performance of the single phase asymmetric MLI with motor load simulation is experimented using SIMULINK block set is as shown in Figure 10 and the simulation results are verified. Figure 11 shows the stator current of 1ϕ induction motor.

The rotor speed for 1ϕ induction motor is shown in Figure 12. From the observation the rotor speed is always less than synchronous speed, so this machine is called as Asynchronous machine. The stator winding is wound for certain definite number of poles which is excited by a single phase a.c. supply so that stator produces the magnetic field which creates the effect of number of poles for which stator winding is wound, its decides the synchronous speed of the motor. The synchronous speed is denoted as N_s. The relation is given by [21] ,

where N_s = synchronous speed [rpm]; f = frequency of the source [Hz]; p = number of poles. The rotor turn at slightly less than synchronous speed and the full-load slip is typically 3 percent to 5 percent for fractional horsepower motors [22] .

The electromagnetic torque and the stator flux for a 1ϕ induction motor are shown in Figure 13. The starting torque can be increased in induction motor by increasing the rotor resistance. Torque is the turning or twisting force through a radius and the units is rated in Nm. The torque developed by asynchronous induction motors varies with the speed of the motor when accelerates from zero speed to maximum operating speed. A high starting torque is more significant for application where hard to start such as positive displacement pumps, cranes. A lower starting torque can be established in applications such as centrifugal fans or a pump where the start loads is close to zero or low. The pull-up torque is the minimum torque residential by the electrical motor when it runs from zero speed to full load speed. Breakdown torque is the highest torque existing before the torque decreases when the machine continues to accelerate to the working conditions [23] .

From the speed and torque curves, it is seen that rated speed quickly achieved within 0.2 ms and the torque is quickly settled at 0.25 ms. Therefore the proposed hybrid multilevel inverter can be used for variable speed drive applications which can be obtained by varying the frequency of multilevel inverter. The harmonics in induction motor sometimes exhibit to run stably as low as 1/7 of the synchronous speed. This could be avoided by reducing the harmonics which are shown in Figure 14 and Figure 15. The total harmonic distortion is a measure of proximity in shape between a waveform and its fundamental component, the expression for THD is [8] [24] .

where (V₀)_n is the rms value of harmonic component and (V₀)₁ is the rms value of fundamental component.

The number of possible output voltage levels is twice the number of dc sources so the complexity in the cir-

cuits for higher order levels with high power loads can be reduced and the series of H-bridge makes for modularized layout and packaging. This will make the manufacturing process to be done in quickly and cheaply. This structure is favorable for high power application since its produces higher voltage at higher modulation frequencies with low switching frequency. The multilevel inverter can be implementing for Hybrid Electric Vehicles (HEV) and Electric Vehicles (EV). The HEV combines a conventional IC engine, battery pack and an electric motor whereas the EV includes rechargeable batteries and an electric motor. The multilevel inverter that drives the electric motor is an input device for HEV and EV [25] [26] .

Moreover, the performance parameters measured for evaluating the proposed modulation strategy are: Crest factor, Distortion factor, WTHD and HSF.

To validate the single-phase asymmetric hybrid cascaded H-bridge multilevel inverter, a prototype module is built using CT60AM18F smart power module (SPM) as the switching devices and is experimented as shown in Figure 16. SPARTAN-3E FPGA processor is used to implement the gating pattern that associates and evaluates with other modules, hybrid MLI setup (optocoupler, driver & power circuit) and load configuration.

The inverter was first controlled by using constant frequency ISPWM with the following parameters: ma = 0.9 and mf = 79. The prototype inverter was tested using the proposed VFISPWM with different carrier frequencies which balances the switching actions and gives a lower value of THD compared to the CFISPWM. Hardware set-up for Single phase power circuit with optocoupler is exposed in Figure 16(a) and the experimental setup for the asymmetric MLI is shown in Figure 16(b).

The specifications for semiconductor device are: Part Number: CT60AM-18F, Voltage rating = 900 V and Current rating = 60 A. Figure 17 shows the block diagram of proposed system.

PWM generators incorporated within microcontrollers are not normally flexible enough to generate switching pulse, so that Field Programmable Gate Array (FPGA) based controller is employed. The pulse produced by FPGA processor is transmitted through an optocoupler to the multilevel inverter. The core processor of the system is a Xilinx FPGA, Spartan 3E programmed through a Xilinx EEPROM. The FPGA program is downloaded from Personal Computer through a parallel cable to the EEPROM using master serial mode and the stored program in the electrically erasable programmable ROM (EEPROM) is reloaded to the FPGA once it is reset [27] . Figure 18 shows the load voltage and load current waveform.

The proposed strategy is employed for single phase RL load which have the value of R = 10 ohms and L = 0.024 mH. The inductance value is small, so that the load voltage and load current waveforms are identical. The simulation is carried out for the motor load in order to calculate the performance of the MLI with Variable frequency ISPWM. This will be helpful to design the hardware for induction motor load.

From the above Table 7, it is seen that variable frequency ISPWM reduces the harmonics for both simulation and experimental work when compare to constant frequency inverted sine PWM. Figure 19 shows experimental results with power quality analyzer. The variable frequency inverted sine PWM gives reduced harmonics as VTHD = 4.45% & ITHD = 5.95% where as constant frequency inverted sine PWM gives VTHD = 6.28% & ITHD = 6.25%.

Insulated Gate Bipolar Transistor (IGBT) is a very popular device among power semiconductor due to its easy switching and handles high level of power demand by Hybrid Electric Vehicles (HEV) motor drives. In this work, Cascaded H-Bridge Multilevel Inverter can be interfaced with electric drives of HEVs because of following features.

1) When compare to diode clamped and flying capacitor MLI, the number of components is less.

2) It is suitable for high current and low voltage rating electric drives which are needed for Hybrid Electric Vehicles.

3) Cascaded H-Bridge Multilevel Inverter can be switched at low frequency, so that noise can be suppressed which is comfortable for driving HEVs [25] .

The three single-phase multilevel inverter are connected in parallel to add up the voltage. The output of the three single phase inverter needs to be synchronized with separation of 120 degree between each phase. So that we can implement for three phase circuit.

Thus the simulation and experimental results demonstrated the ability of the proposed methodology to effectively be used to increase the performances of the MLIs. A comparative evaluation between CFISPWM & VFISPWM methods has been presented in terms of output voltage quality, power circuitry complexity and THD. From this observation VFISPWM technique provides an enhanced fundamental voltage and reduced THD compared to other conventional strategies. To overcome the marginal boost in the magnitude of lower order harmonics and unbalanced switch utilization, variable frequency inverted sine carrier signals are employed. Now, it is proved that the VFISPWM method gives a better performance and THD for a chosen modulation index. Further, the proposed MLI with reduced number of switches can also be employed for electric vehicle applications.

M. Sudhakaran,R. Seyezhai, (2016) Modeling and Analysis of Variable Frequency Inverted Sine PWM Technique for a Hybrid Cascaded Multilevel Inverter. Circuits and Systems,07,2633-2650. doi: 10.4236/cs.2016.79228