JSEAJournal of Software Engineering and Applications1945-3116Scientific Research Publishing10.4236/jsea.2013.66038JSEA-33255ArticlesComputer Science&Communications Design a Collector with More Reliability against Defects during Manufacturing in Nanometer Technology, QCA iladSang Sefidi1*DariushAbedi2*MehdiMoradian3*Computer Engineering Department, Shahid Beheshti University, Tehran, IranComputer Engineering Department, Sadjad University, Mashhad, IranElectrical Engineering Faculty, Sahand University of Technology, Sahand, Iran* E-mail:sangsefidimilad@gmail.com(ISS);abedi.1989@gmail.com(DA);M_Moradin86@yahoo.com(MM);180620130606304312March 4th, 2013April 5th, 2013 April 13th, 2013© Copyright 2014 by authors and Scientific Research Publishing Inc. 2014This work is licensed under the Creative Commons Attribution International License (CC BY). http://creativecommons.org/licenses/by/4.0/

Nowadays Quantum Cellular Automata (QCA) as the leading technology in design of microelectronic systems has been raised. With respect to high velocity and density in low power and also simple concepts, this technology is a viable alternative to CMOS technology. In collector design, the primary component of each processor is very important. Due to the small elements in this technology, failure rate in manufacturing process technology is very high. In the other hand, the simulation shows that the intersection point of two wires is one of the critical points in QCA circuits. This means that defects in the manufacturing process around these points can cause malfunction in the circuit performance. In this paper, a collector in cross sections of wire in his new method used higher reliability against defects during manufacturing has been developed. QCA Designer software is used to simulate the case study system.

Collector; Quantum Dot Cells; Fault Tolerance; Quantum Cellular Automata; Nano-Scale Technologies1. Introduction

Quantum cellular automata (QCA) is a nano-scale technologies due to its speed and high density, low power, and simplicity, its alternative technology CMOS is considered. About 100 thousand times the risk of failure in this technology than the manufacturing technology in CMOS has been reported [1]. Therefore, when designing circuits, QCA fault tolerance circuits should be designed with special attention to the process of making this technology encounter with a lower failure rate. In the contrary of CMOS technology that information transferred from a point to another point by electrical current, in QCA technology information is transferred base on coulomb interactions.

The collector is fundamental and primary component of a microprocessor. Implementation of this sector as one of the most important part, in any technology is introduced. Due to electrostatic aspects of the technology, layout of circuits and pass the two different wires together is very important in design process. Simulations shows that the intersection points of two wires are one of the critical points in QCA circuits. This means that the incidence of defects in the manufacturing process around these parts can cause malfunction in the circuit performance.

In this paper, Layout of a new collector is presented. This new method has been used in design of intersection points for the circuit that can be brought more reliability. The following sections of this paper are:

Section 2, overview of performance QCA; Section 3, an overview of manufacturing defects in QCA; Section 4, the proposed adder structure; Section 5, layout design of proposed adder; Section 6, reduce consumption levels proposed adder; and Section 7 is conclusion.

2. QCA Performance

QCA device is a collection of cells QCA [2]. A quantum cell QCA, consist of four quantum dots that are coupled to the capacitive and tunnel barrier [3]. Two additional electrons within cells that can move freely between the four points but the phenomenon of tunneling into and out of cell is not possible. Therefore two further electrons enmeshed on cell and situated against together in each corner of cell and it caused to −1 and 1 polarization on the cell.

Figure 1(a), a symbolic display of a cell in two different modes polarized which is equivalent to a binary zero and one shows. In the pattern of the technology, rather

ReferencesT. J. Dysart and P. M. Kogge, “System Reliabilities When Using Triple Modular Redundancy in Quantum-Dot Cellular Automata,” Proceeding of the 23rd IEEE International Symposium on Defect and Fault Tolerance of VLSI System, Boston, 1-3 October 2008, pp. 72-80.C. S. Lent, P. D. Tougaw and W. Porod, “B Saturation in Coupled Quantum Dots for Quantum Cellular Automata,” Applied Physics Letters, Vol. 62, No. 7, 1993, pp. 714-716.P. D. Tougaw and C. S. Lent, “Logical Devices Implemented Using Quantum Cellular Automata,” Journal of Applied Physics, Vol. 75, No. 3, 1994, pp. 1818-1825.C. G. Smith, “Computation without Current,” Science, Vol. 284, No. 5412, 1999, pp. 274-284. doi:10.1126/science.284.5412.274P. D. Tougaw and C. S. Lent, “Dynamic Behavior of Quantum Cellular Automata,” Journal of Applied Physics, Vol. 80, No. 8, 1996, pp. 4722-4735. doi:10.1063/1.363455P. D. Tougaw, C. S. Lent and W. Porod, “Bistable Saturation in Coupled Quantum-Dot Cells,” Journal of Applied Physics, Vol. 74, No. 5, 1993, pp. 3558-3565. doi:10.1063/1.354535K. Hennessy and C. S. Lent, “Clocking of Molecular Quantum-Dot Cellular Automata,” Journal of Vacuum Science and Technology B, Vol. 19, No. 5, 2001, pp. 1752-1755.C. S. Lent and B. Lsaksen, “Clocked Molecular Quantum-Dot Cellular Automata,” IEEE Transaction on Electron Devices, Vol. 50, No. 9, 2003, pp. 1890-1895. doi:10.1109/TED.2003.815857M. B. Tahoori, M. J. Huang and F. Lombardi, “Defects and Faults in Quantum Cellular Automata at Nano Scale,” Proceeding of the 22nd IEEE VLSI Test Symposium (VTS), Napa Valley, 25-29 April 2004, pp. 291-296.W. Wang, K. Walus and G. A. Jullien, “Quantum Dot Cellular Automata Adders,” Proceeding of 3rd IEEE Nano Conference, San Francisco, 12-14 August 2003, pp. 461-464.A. Vetteth, K. Walus, V. S. Dimitrov and G. A. Jullien, “Quantum-Dot Cellular Automata Carry-Look-Ahead Adder and Barrel Shifter,” Proceedings of the IEEE Emerging Telecommunications Technologies Conference, Dallas, 23-24 September 2002.M. T. Niemier, “Designing Digital Systems in Quantum Cellular Automata,” Master’s Thesis, University of Notre Dame, Indiana, 2004.H. Cho and E. E. Swartzlander, “Adder Design and Anaysis for Quantum-Dot Cellular Automata,” IEEE Transaction on Nanotechnology, Vol. 6, No. 3, 2007 pp. 374-383.