<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE article  PUBLIC "-//NLM//DTD Journal Publishing DTD v3.0 20080202//EN" "http://dtd.nlm.nih.gov/publishing/3.0/journalpublishing3.dtd"><article xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink" dtd-version="3.0" xml:lang="en" article-type="research article"><front><journal-meta><journal-id journal-id-type="publisher-id">WET</journal-id><journal-title-group><journal-title>Wireless Engineering and Technology</journal-title></journal-title-group><issn pub-type="epub">2152-2294</issn><publisher><publisher-name>Scientific Research Publishing</publisher-name></publisher></journal-meta><article-meta><article-id pub-id-type="doi">10.4236/wet.2013.41007</article-id><article-id pub-id-type="publisher-id">WET-27652</article-id><article-categories><subj-group subj-group-type="heading"><subject>Articles</subject></subj-group><subj-group subj-group-type="Discipline-v2"><subject>Computer Science&amp;Communications</subject></subj-group></article-categories><title-group><article-title>
 
 
  Design of a CMOS Optical Receiver Front-End Using 0.18 μm Technology
 
</article-title></title-group><contrib-group><contrib contrib-type="author" xlink:type="simple"><name name-style="western"><surname>jay</surname><given-names>Shukla</given-names></name><xref ref-type="aff" rid="aff1"><sup>1</sup></xref><xref ref-type="corresp" rid="cor1"><sup>*</sup></xref></contrib><contrib contrib-type="author" xlink:type="simple"><name name-style="western"><surname>Radheshyam</surname><given-names>Gamad</given-names></name><xref ref-type="aff" rid="aff1"><sup>1</sup></xref><xref ref-type="corresp" rid="cor1"><sup>*</sup></xref></contrib><contrib contrib-type="author" xlink:type="simple"><name name-style="western"><surname>Rohan</surname><given-names>Raikwar</given-names></name><xref ref-type="aff" rid="aff1"><sup>1</sup></xref><xref ref-type="corresp" rid="cor1"><sup>*</sup></xref></contrib></contrib-group><aff id="aff1"><addr-line>Department of Electronics &amp;amp; Instrumentation Engineering, S. G. S. Institute of Technology and Science, Indore, India</addr-line></aff><author-notes><corresp id="cor1">* E-mail:<email>Ajay7shukla@yahoo.com(JS)</email>;<email>rsgamad@gmail.com(RG)</email>;<email>rohan.raikwar1987@gmail.com(RR)</email>;</corresp></author-notes><pub-date pub-type="epub"><day>31</day><month>01</month><year>2013</year></pub-date><volume>04</volume><issue>01</issue><fpage>46</fpage><lpage>53</lpage><history><date date-type="received"><day>May</day>	<month>11th,</month>	<year>2012</year></date><date date-type="rev-recd"><day>July</day>	<month>11th,</month>	<year>2012</year>	</date><date date-type="accepted"><day>August</day>	<month>2nd,</month>	<year>2012</year></date></history><permissions><copyright-statement>&#169; Copyright  2014 by authors and Scientific Research Publishing Inc. </copyright-statement><copyright-year>2014</copyright-year><license><license-p>This work is licensed under the Creative Commons Attribution International License (CC BY). http://creativecommons.org/licenses/by/4.0/</license-p></license></permissions><abstract><p>
 
 
   This paper reports design of a CMOS optical receiver front-end using 0.18 μm technology. Design process is current associated with photodiode using trans-impedance amplifier (TIA) for wide bandwidth, high gain, low input referred noise and wide dynamic range. The Automated Gain Control (AGC) voltage is used to provide variable gain for multilevel signals. This design is simulated in 0.18 μm UMC technology for the performance analysis. The best simulation results are reported the maximum TIA gain of 67.26 dB? at 0 V AGC followed by a post amplifier gain of 86.70 dB?. The bandwidth range is 7.03 GHz to 11.5 GHz corresponding to 0 - 3 V AGC respectively. The input referred noise level value is 43.86 pA/√Hz up to 10 GHz frequency. In addition authors have obtained the common mode rejection ratio (CMRR) is 72.42 dB and rectified group delay is 144.48 ps. Verification of the design, reported results are compared with earlier published work and improvements obtained in the present results.  
    
 
</p></abstract><kwd-group><kwd>Component; Formatting; Style; Styling; Insert</kwd></kwd-group></article-meta></front><body><sec id="s1"><title>1. Introduction</title><p>Optical receivers find applications in laptop computers, cellular phones, digital cameras, computer peripherals, personal digital assistants (PDAs), and many other consumer electronics equipped with a short-distance communication port. A commonly used topology is the transimpedance (TIA) amplifier, whose relative low input impedance and wide bandwidth is well suited for the application [<xref ref-type="bibr" rid="scirp.27652-ref1">1</xref>]. A wide dynamic range is required for infrared wireless optical receivers in order to accommodate variable link distances, 0 ~ 100 cm. In the design of fixed-gain trans-impedance feedback amplifiers for infrared wireless receivers, there is a direct trade-off between input noise current and the input current overload level via the value of the shunt feedback resistor employed. Therefore, in order to enlarge the dynamic range, various means have been adopted to vary the gain of the trans-impedance amplifiers in response to the input signal levels. Variable-gain trans-impedance feedback amplifiers, however, are prone to instability [<xref ref-type="bibr" rid="scirp.27652-ref2">2</xref>]. TIA needs an Automated Gain Control (AGC) circuit to control the gain of the TIA in order to keep the different symbol levels equally spaced for multilevel signaling [<xref ref-type="bibr" rid="scirp.27652-ref3">3</xref>]. The TIA uses an AC coupled, differential version of the low-voltage topology outlined in [<xref ref-type="bibr" rid="scirp.27652-ref4">4</xref>], which is modified common-gate architecture. It is AC coupled to the photo detector (PD) using vertical parallel plate interconnects capacitors. <xref ref-type="fig" rid="fig1">Figure 1</xref> shows the block representation of the receiver.</p><p>For open loop TIA the input resistance of this amplifier can be determined by [<xref ref-type="bibr" rid="scirp.27652-ref5">5</xref>]:</p><disp-formula id="scirp.27652-formula135178"><label>(1)</label><graphic position="anchor" xlink:href="7-6801141\1e99c563-37ad-4ec3-91a0-10b86d345c68.jpg"  xlink:type="simple"/></disp-formula><p>whererds_1 = the drain to source resistance gm_1 = the device trans-conductance Rd = the drain resistance and gmb_1 = the back-gate trans-conductance due to the body effect For long channel devices operating in the saturation region, the value of rds is large and it can be reduced by this relation:</p><disp-formula id="scirp.27652-formula135179"><label>(2)</label><graphic position="anchor" xlink:href="7-6801141\d82c2108-55be-4b6e-aa0f-b2cdd0a75687.jpg"  xlink:type="simple"/></disp-formula><p>This is an important result because the bandwidth is independent of the trans-impedance gain set by RD. The unfortunate downside of open loop TIA is that the noise current produced by the load resistance RD and the bias transistor are directly referred to the input with a unity factor therefore closed loop TIA are more preferable because the feedback resistor can be increased independently to the supply voltage since no bias current flows through it. The trans-impedance gain of an ideal inverting voltage amplifier with a feedback resistor Rfb can be given as [<xref ref-type="bibr" rid="scirp.27652-ref1">1</xref>]:</p><disp-formula id="scirp.27652-formula135180"><label>(3)</label><graphic position="anchor" xlink:href="7-6801141\c80d43e0-8916-4b47-a564-8092c0563058.jpg"  xlink:type="simple"/></disp-formula><p>whereA = the open loop voltage gain of the amplifier.</p><p>Cpd = the photodiode capacitance.</p><p>If the voltages gain “A” of the amplifier is sufficiently high; the trans-impedance is approximately equal to Rfb in the amplifier’s pass band. Assuming that the dominant pole is at the input, the 3db bandwidth of this circuit will be given by the following expression as:</p><disp-formula id="scirp.27652-formula135181"><label>(4)</label><graphic position="anchor" xlink:href="7-6801141\6cf40426-16f5-4312-a18b-d667175ea162.jpg"  xlink:type="simple"/></disp-formula><p>From Equation (4) it can be concluded that the bandwidth of the TIA is greater than that of a simple resistive network by a factor of A + 1. To reduce input referred noise current, TIA uses cascode noise from the resistor is directly referred to the input such that the mean squared input referred noise current spectral density is constant and given in equation</p><disp-formula id="scirp.27652-formula135182"><label>(5)</label><graphic position="anchor" xlink:href="7-6801141\4dd1197a-b545-4b9b-8ab5-1d6f470b0556.jpg"  xlink:type="simple"/></disp-formula><p>The group delay is defined as the negative of the derivative of the phase of the trans-impedance with respect to frequency [<xref ref-type="bibr" rid="scirp.27652-ref1">1</xref>] common-source topology with feedback resistor. This feedback resistor is implemented to single NMOS transistor in triode operation region because of process variation [<xref ref-type="bibr" rid="scirp.27652-ref6">6</xref>]. The input referred noise current is also dependent on the value of R<sub>L</sub>. The</p><disp-formula id="scirp.27652-formula135183"><label>(6)</label><graphic position="anchor" xlink:href="7-6801141\27c5c538-b8d6-4d82-b4e0-741888593b3e.jpg"  xlink:type="simple"/></disp-formula><p>A flat group delay means the amplifier has a linear phase response. A flat group delay is important because variations in the group delay with frequency can cause distortions in the output signal.</p></sec><sec id="s2"><title>2. Proposed Design</title><p>One of the issues to consider when comparing the two topologies common source and common gate is the effect of the Miller capacitance. <xref ref-type="fig" rid="fig2">Figure 2</xref> shows a small signal equivalent model of the common source (CS) configuration.</p><p>The gate to drain capacitance C<sub>GD</sub>, known as the Miller capacitance, is connected between the input and output. Miller’s theorem allows this capacitance to be replaced with shunt capacitances at the input and output [<xref ref-type="bibr" rid="scirp.27652-ref7">7</xref>]. Miller’s theorem can be derived using <xref ref-type="fig" rid="fig3">Figure 3</xref>. Series admittance is connected between two points with a known voltage gain of K. In order to replace this series admittance with shunt admittances the input and the output, the currents I<sub>1</sub> and I<sub>2</sub> must remain constant during the transformation.</p><p>The values of the shunt admittances can now be determined and are shown below.</p><disp-formula id="scirp.27652-formula135184"><label>(7)</label><graphic position="anchor" xlink:href="7-6801141\1d584ab2-1f6e-469d-a201-99bf911a9c91.jpg"  xlink:type="simple"/></disp-formula><disp-formula id="scirp.27652-formula135185"><label>(8)</label><graphic position="anchor" xlink:href="7-6801141\44fb8508-8591-4156-8d41-368e935a7717.jpg"  xlink:type="simple"/></disp-formula><p>This is an interesting result because as the gain is increased, the input capacitance of the amplifier is increased. This reduces the magnitude of the input pole and reduces the bandwidth of the TIA. This effect can be reduced by using the cascode configuration which minimizes the Miller effect by placing a common gate transistor in series with the common source transistor. A voltage gain stage was added after the trans-impedance stage [<xref ref-type="bibr" rid="scirp.27652-ref8">8</xref>]. This stage uses a simple resistive loaded differential pair. Also, for measurement purposes, an output buffer has been added to the TIA. The output buffer is also a resistive loaded differential pair with output impedance that is matched to 50 Ω. The post amplifier is implemented by a fully-differential two-stage operational trans-conductance amplifier [9,10]. <xref ref-type="fig" rid="fig4">Figure 4</xref> shows a schematic view of the proposed design.</p></sec><sec id="s3"><title>3. Results and Discussions</title><p><xref ref-type="fig" rid="fig5">Figure 5</xref> shows the transient analysis of optical receiver. In this the current at two differential inputs I<sub>6</sub> and C1 is converted into the voltage forms using the trans-impedance amplifier. This converted voltage posses no distortion and expressed as the sinusoidal waves at the differential output which is further shifted its level to 3 V at the output of post amplifier.</p></sec></body><back><ref-list><title>References</title><ref id="scirp.27652-ref1"><label>1</label><mixed-citation publication-type="other" xlink:type="simple">R. D. Bespalko, “Transimpedance Amplifier Design Using 0.18 μm CMOS Technology,” Queen’s University Kingston, Ontario, 2007.</mixed-citation></ref><ref id="scirp.27652-ref2"><label>2</label><mixed-citation publication-type="other" xlink:type="simple">R. Y. Chen, T. S. Hung and C. Y. Hung, “A CMOS Infrared Wireless Optical Receiver Front-End with a Variable-Gain Fully-Differential Transimpedance Amplifier,” IEEE Transactions on Consumer Electronics, Vol. 51, No. 2, 2005, pp. 424-429. doi:10.1109/TCE.2005.1467982</mixed-citation></ref><ref id="scirp.27652-ref3"><label>3</label><mixed-citation publication-type="other" xlink:type="simple">S. Hranilovic and D. A. Johns, “A Multilevel Modulation Scheme for High-Speed Wireless Infrared Communications,” Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), Vol. 6, 1999, pp. 338-341.</mixed-citation></ref><ref id="scirp.27652-ref4"><label>4</label><mixed-citation publication-type="other" xlink:type="simple">D. Guckenberger, J. Schaub and K. Komegay, “A DC Coupled Low-Power Transimpedance Amplifier Architecture for Gb/s Communication System Applications,” Design of Radio Frequency Integrated Circuit (RFIC) Symposium, June 2004, pp. 515-518.</mixed-citation></ref><ref id="scirp.27652-ref5"><label>5</label><mixed-citation publication-type="other" xlink:type="simple">B. Razavi, “Design of Integrated Circuits for Optical Communications,” McGraw Hill, Boston, 2003.</mixed-citation></ref><ref id="scirp.27652-ref6"><label>6</label><mixed-citation publication-type="other" xlink:type="simple">C. Ciofietal, “A New-Circuit Topology for the Realization of Very Low-Noise Wide-Bandwidth Trans-Impedance Amplifier,” IEEE Transactions on Instrument and Measurement, Vol. 56, No. 5, 2007 pp. 1626-1631.</mixed-citation></ref><ref id="scirp.27652-ref7"><label>7</label><mixed-citation publication-type="other" xlink:type="simple">A. S. Sedra and K. C. Smith, “Microelectronic Circuits,” 4th Edition, Oxford University Press, New York, 1998.</mixed-citation></ref><ref id="scirp.27652-ref8"><label>8</label><mixed-citation publication-type="other" xlink:type="simple">A. Phillip and D. R. Holberg, “CMOS Analog Circuit Design,” 2nd Edition, Oxford University Press, New York, 2003.</mixed-citation></ref><ref id="scirp.27652-ref9"><label>9</label><mixed-citation publication-type="other" xlink:type="simple">F. T. Chien and Y. J. Chan, “Bandwidth Enhancement of Transimpedance Amplifier by a Capacitive Peaking Design,” IEEE Journal of Solid State Circuits, Vol. 34, 1999, pp. 1167-1170.</mixed-citation></ref><ref id="scirp.27652-ref10"><label>10</label><mixed-citation publication-type="other" xlink:type="simple">S. M. Park and H.-J. Yoo, “1.25-Gb/s Regulated Cascade CMOS Transimpedance Amplifier for Gigabit Ethernet Applications,” IEEE Journal of Solid State Circuits, Vol. 39, No. 1, 2004, pp. 112-121.  
doi:10.1109/JSSC.2003.820884</mixed-citation></ref></ref-list></back></article>