<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE article PUBLIC "-//NLM//DTD Journal Publishing DTD v3.0 20080202//EN" "http://dtd.nlm.nih.gov/publishing/3.0/journalpublishing3.dtd">
<article xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink" dtd-version="3.0" xml:lang="en" article-type="research article">
 <front>
  <journal-meta>
   <journal-id journal-id-type="publisher-id">
    am
   </journal-id>
   <journal-title-group>
    <journal-title>
     Applied Mathematics
    </journal-title>
   </journal-title-group>
   <issn pub-type="epub">
    2152-7385
   </issn>
   <issn publication-format="print">
    2152-7393
   </issn>
   <publisher>
    <publisher-name>
     Scientific Research Publishing
    </publisher-name>
   </publisher>
  </journal-meta>
  <article-meta>
   <article-id pub-id-type="doi">
    10.4236/am.2025.164015
   </article-id>
   <article-id pub-id-type="publisher-id">
    am-141901
   </article-id>
   <article-categories>
    <subj-group subj-group-type="heading">
     <subject>
      Articles
     </subject>
    </subj-group>
    <subj-group subj-group-type="Discipline-v2">
     <subject>
      Physics 
     </subject>
     <subject>
       Mathematics
     </subject>
    </subj-group>
   </article-categories>
   <title-group>
    Extended Reciprocity to Include Active Circuits
   </title-group>
   <contrib-group>
    <contrib contrib-type="author" xlink:type="simple">
     <name name-style="western">
      <surname>
       Reza
      </surname>
      <given-names>
       Hashemian
      </given-names>
     </name>
    </contrib>
   </contrib-group> 
   <aff id="affnull">
    <addr-line>
     aDepartment of Electrical Engineering, Northern Illinois University, Dekalb, IL, USA
    </addr-line> 
   </aff> 
   <pub-date pub-type="epub">
    <day>
     11
    </day> 
    <month>
     04
    </month>
    <year>
     2025
    </year>
   </pub-date> 
   <volume>
    16
   </volume> 
   <issue>
    04
   </issue>
   <fpage>
    293
   </fpage>
   <lpage>
    320
   </lpage>
   <history>
    <date date-type="received">
     <day>
      11,
     </day>
     <month>
      February
     </month>
     <year>
      2025
     </year>
    </date>
    <date date-type="published">
     <day>
      8,
     </day>
     <month>
      February
     </month>
     <year>
      2025
     </year> 
    </date> 
    <date date-type="accepted">
     <day>
      8,
     </day>
     <month>
      April
     </month>
     <year>
      2025
     </year> 
    </date>
   </history>
   <permissions>
    <copyright-statement>
     © Copyright 2014 by authors and Scientific Research Publishing Inc. 
    </copyright-statement>
    <copyright-year>
     2014
    </copyright-year>
    <license>
     <license-p>
      This work is licensed under the Creative Commons Attribution International License (CC BY). http://creativecommons.org/licenses/by/4.0/
     </license-p>
    </license>
   </permissions>
   <abstract>
    The reciprocity to include active circuits is quite new. This article intends to generalize the subject of covering active circuits with all kinds of dependent sources and I/O ports. First, we start by specifying how this reciprocity responds with a variety of component representations, for example, impedances and admittances. The purpose is to construct a reciprocal for any active circuit so that it produces the same transfer function when the input and output ports are swapped. There is no limit on the number of output ports in this development, but for multiple input ports, this reciprocity works only when the input sources are related. This presentation does not address general multi-ports cases, however. One way to deal with the issue is to consider I/Os pair by pair and then use superposition to manage the combinations.
   </abstract>
   <kwd-group> 
    <kwd>
     Admittance Method
    </kwd> 
    <kwd>
      Analog Circuits
    </kwd> 
    <kwd>
      Nullors and Nullor Circuits
    </kwd> 
    <kwd>
      Sum of Tree Products
    </kwd> 
    <kwd>
      Reciprocity
    </kwd> 
    <kwd>
      Transfer Functions
    </kwd>
   </kwd-group>
  </article-meta>
 </front>
 <body>
  <sec id="s1">
   <title>1. Introduction</title>
   <p>Limited reciprocity of passive circuits is developed long before <xref ref-type="bibr" rid="scirp.141901-1">
     [1]
    </xref>-<xref ref-type="bibr" rid="scirp.141901-9">
     [9]
    </xref>. The development is not limited only to circuit theory but also in other fields such as electromagnetics and microwaves. In fact, reciprocity of electrical circuits is a special case of electromagnetics, going way back to Lorentz reciprocity. What we are going to propose in this presentation is to make a general approach to circuits, both passive and active. It is going to be an extended reciprocity for circuits with all types of dependent sources as well as all types of I/O ports. The active components in circuits typically consist of four types of controlled sources: Voltage Controlled Voltage Sources (VCVS or e), Current Controlled Current Sources (CCCS or f), Voltage Controlled Current Sources (VCCS or g), and Current Controlled Voltage Sources (CCVS or h). The pair of I/O ports can also be one of the four types: Input Voltage and Output Voltage (VIVO or e), Input Current and Output Current (CICO or f), Input Current and Output Voltage (CIVO or g), and Input Voltage and Output Current (VICO or h). Similar, but limited, approaches are also reported in literature <xref ref-type="bibr" rid="scirp.141901-6">
     [6]
    </xref>-<xref ref-type="bibr" rid="scirp.141901-9">
     [9]
    </xref> for active circuits. Typical I/O ports are considered on pair at a time here. Dealing with I/O ports, particularly with more than one pair, is also investigated in <xref ref-type="bibr" rid="scirp.141901-10">
     [10]
    </xref>. However, this presentation takes the lead and combines all cases into consideration and applies them to the reciprocal issue.</p>
  </sec><sec id="s2">
   <title>2. Reciprocal of Passive and Active Circuits</title>
   <p>
    <xref ref-type="bibr" rid="scirp.141901-"></xref>Reciprocity in linear circuits is defined as a property that cross-relates voltages and currents at two ports in a circuit, where the position of ports (input and output) is interchanged between the circuit and its reciprocal. It states as the following. Given circuit N, assume a current I<sub>1</sub> applied to a port P<sub>1</sub> generates a voltage V<sub>2</sub> at port P<sub>2</sub>. Now, if we apply the same current I<sub>1</sub> to P<sub>2</sub> in N the same voltage V<sub>2</sub> is produced at P<sub>1</sub>. Similarly, assume a voltage V<sub>1</sub> applied to port P<sub>1</sub> in N which generates a current I<sub>2</sub> at another port P<sub>2</sub>. With reciprocity, if voltage V<sub>1</sub> is applied to P<sub>2</sub> it produces a current I<sub>2</sub> at P<sub>1</sub>.</p>
   <p>For proof we can simply consider the Nodal Admittance Matrix (NAM) of circuit N which is symmetrical about the main diagonal. Evidently, we can always reduce the NAM to a 2 × 2 matrix containing only ports P<sub>1</sub> and P<sub>2</sub>. The new NAM is still symmetrical, and the reciprocity is quite apparent. Here is the reduced NAM with only I/O ports, P<sub>1</sub> and P<sub>2</sub> present.</p>
   <p>
    <math xmlns="http://www.w3.org/1998/Math/MathML"> <mrow> 
      <mrow> 
       <mo>
         [ 
       </mo> 
       <mrow> 
        <mtable> 
         <mtr> 
          <mtd> 
           <mrow> 
            <msub> 
             <mi>
               Y 
             </mi> 
             <mrow> 
              <mn>
                11 
              </mn> 
             </mrow> 
            </msub> 
           </mrow> 
          </mtd> 
          <mtd> 
           <mrow> 
            <msub> 
             <mi>
               Y 
             </mi> 
             <mrow> 
              <mn>
                12 
              </mn> 
             </mrow> 
            </msub> 
           </mrow> 
          </mtd> 
         </mtr> 
         <mtr> 
          <mtd> 
           <mrow> 
            <msub> 
             <mi>
               Y 
             </mi> 
             <mrow> 
              <mn>
                21 
              </mn> 
             </mrow> 
            </msub> 
           </mrow> 
          </mtd> 
          <mtd> 
           <mrow> 
            <msub> 
             <mi>
               Y 
             </mi> 
             <mrow> 
              <mn>
                22 
              </mn> 
             </mrow> 
            </msub> 
           </mrow> 
          </mtd> 
         </mtr> 
        </mtable> 
       </mrow> 
       <mo>
         ] 
       </mo> 
      </mrow> 
      <mrow> 
       <mo>
         [ 
       </mo> 
       <mrow> 
        <mtable> 
         <mtr> 
          <mtd> 
           <mrow> 
            <msub> 
             <mi>
               V 
             </mi> 
             <mn>
               1 
             </mn> 
            </msub> 
           </mrow> 
          </mtd> 
         </mtr> 
         <mtr> 
          <mtd> 
           <mrow> 
            <msub> 
             <mi>
               V 
             </mi> 
             <mn>
               2 
             </mn> 
            </msub> 
           </mrow> 
          </mtd> 
         </mtr> 
        </mtable> 
       </mrow> 
       <mo>
         ] 
       </mo> 
      </mrow> 
      <mo>
        = 
      </mo> 
      <mrow> 
       <mo>
         [ 
       </mo> 
       <mrow> 
        <mtable> 
         <mtr> 
          <mtd> 
           <mrow> 
            <msub> 
             <mi>
               I 
             </mi> 
             <mn>
               1 
             </mn> 
            </msub> 
           </mrow> 
          </mtd> 
         </mtr> 
         <mtr> 
          <mtd> 
           <mrow> 
            <msub> 
             <mi>
               I 
             </mi> 
             <mn>
               2 
             </mn> 
            </msub> 
           </mrow> 
          </mtd> 
         </mtr> 
        </mtable> 
       </mrow> 
       <mo>
         ] 
       </mo> 
      </mrow> 
     </mrow> 
    </math>(1)</p>
   <p>For I<sub>2</sub> = 0 we get</p>
   <p>
    <math xmlns="http://www.w3.org/1998/Math/MathML"> <mrow> 
      <mfrac> 
       <mrow> 
        <msub> 
         <mi>
           V 
         </mi> 
         <mn>
           2 
         </mn> 
        </msub> 
       </mrow> 
       <mrow> 
        <msub> 
         <mi>
           I 
         </mi> 
         <mn>
           1 
         </mn> 
        </msub> 
       </mrow> 
      </mfrac> 
      <mo>
        = 
      </mo> 
      <mfrac> 
       <mrow> 
        <msub> 
         <mi>
           Y 
         </mi> 
         <mrow> 
          <mn>
            21 
          </mn> 
         </mrow> 
        </msub> 
       </mrow> 
       <mrow> 
        <msub> 
         <mi>
           Y 
         </mi> 
         <mrow> 
          <mn>
            21 
          </mn> 
         </mrow> 
        </msub> 
        <msub> 
         <mi>
           Y 
         </mi> 
         <mrow> 
          <mn>
            12 
          </mn> 
         </mrow> 
        </msub> 
        <mo>
          − 
        </mo> 
        <msub> 
         <mi>
           Y 
         </mi> 
         <mrow> 
          <mn>
            11 
          </mn> 
         </mrow> 
        </msub> 
        <msub> 
         <mi>
           Y 
         </mi> 
         <mrow> 
          <mn>
            22 
          </mn> 
         </mrow> 
        </msub> 
       </mrow> 
      </mfrac> 
     </mrow> 
    </math>(2)</p>
   <p>For the reciprocal circuit we interchange the inputs and for I<sub>1</sub> = 0 we get</p>
   <p>
    <math xmlns="http://www.w3.org/1998/Math/MathML"> <mrow> 
      <mfrac> 
       <mrow> 
        <msub> 
         <mi>
           V 
         </mi> 
         <mn>
           1 
         </mn> 
        </msub> 
       </mrow> 
       <mrow> 
        <msub> 
         <mi>
           I 
         </mi> 
         <mn>
           2 
         </mn> 
        </msub> 
       </mrow> 
      </mfrac> 
      <mo>
        = 
      </mo> 
      <mfrac> 
       <mrow> 
        <msub> 
         <mi>
           Y 
         </mi> 
         <mrow> 
          <mn>
            12 
          </mn> 
         </mrow> 
        </msub> 
       </mrow> 
       <mrow> 
        <msub> 
         <mi>
           Y 
         </mi> 
         <mrow> 
          <mn>
            21 
          </mn> 
         </mrow> 
        </msub> 
        <msub> 
         <mi>
           Y 
         </mi> 
         <mrow> 
          <mn>
            12 
          </mn> 
         </mrow> 
        </msub> 
        <mo>
          − 
        </mo> 
        <msub> 
         <mi>
           Y 
         </mi> 
         <mrow> 
          <mn>
            11 
          </mn> 
         </mrow> 
        </msub> 
        <msub> 
         <mi>
           Y 
         </mi> 
         <mrow> 
          <mn>
            22 
          </mn> 
         </mrow> 
        </msub> 
       </mrow> 
      </mfrac> 
     </mrow> 
    </math>(3)</p>
   <p>Now, since Y<sub>21</sub> = Y<sub>21</sub> for passive circuits we get</p>
   <p>
    <math xmlns="http://www.w3.org/1998/Math/MathML"> <mrow> 
      <mfrac> 
       <mrow> 
        <msub> 
         <mi>
           V 
         </mi> 
         <mn>
           1 
         </mn> 
        </msub> 
       </mrow> 
       <mrow> 
        <msub> 
         <mi>
           I 
         </mi> 
         <mn>
           2 
         </mn> 
        </msub> 
       </mrow> 
      </mfrac> 
      <mo>
        = 
      </mo> 
      <mfrac> 
       <mrow> 
        <msub> 
         <mi>
           V 
         </mi> 
         <mn>
           2 
         </mn> 
        </msub> 
       </mrow> 
       <mrow> 
        <msub> 
         <mi>
           I 
         </mi> 
         <mn>
           1 
         </mn> 
        </msub> 
       </mrow> 
      </mfrac> 
     </mrow> 
    </math>(4)</p>
   <p>which proves reciprocity in passive circuits. This simply shows that a passive circuit is its own reciprocal. Whereas, as we will see, the reciprocal of an active circuit is different from the original circuit. In addition, the NAM method hardly works for active circuits when we include a variety of dependent sources in the circuit and apply the reciprocity to different types of I/O ports. Therefore, we need to take a different path, but before describing a new path let us start with a generalized reciprocity theorem first.</p>
   <p>Theorem 1: General Reciprocity For an LTI active circuit N<sub>1</sub> with all four types of controlled sources and assuming a pair of I/O ports of any type, we can always find another LTI active circuit N<sub>2</sub>, as the reciprocal of N<sub>1</sub>, with the following properties.</p>
   <p>Assume an excitation signal E<sub>1</sub> applied to a port P<sub>1</sub> in N<sub>1</sub> generates an output response R<sub>1</sub> in another port P<sub>2</sub> resulting in the transfer function F<sub>1</sub> = R<sub>1</sub>/E<sub>1</sub>. Next, let us assume N<sub>2</sub> to be the reciprocal of N<sub>1</sub> with P<sub>2</sub> as its input port and P<sub>1</sub> its output port. Then an excitation signal E<sub>2</sub> applied to port P<sub>2</sub> in N<sub>2</sub> is generating an output response R<sub>2</sub> in port P<sub>1</sub> so that we get the new transfer function F<sub>2</sub> = R<sub>2</sub>/E<sub>2</sub>. Provided that E<sub>2</sub> and R<sub>2</sub> are selected according to the rules (discussed later) we get F<sub>2</sub> = F<sub>1</sub>. This also proves that, if N<sub>2</sub> is the reciprocal of N<sub>1</sub> then N<sub>1</sub> is also the reciprocal of N<sub>2</sub>.</p>
   <p>Starting from the last step, it is evident that, if N<sub>2</sub> is the reciprocal of N<sub>1</sub> then, if we apply the same procedure on N<sub>2</sub> we get to N<sub>1</sub>, the reciprocal of N<sub>2</sub>. To prove the theorem itself, we will try to construct the reciprocal circuit N<sub>2</sub>, but before that, let us consider some simple cases first.</p>
   <fig id="fig1" position="float">
    <label>Figure 1</label>
    <caption>
     <title>Figure 1. (a) Linear model of a two-stage amplifier; (b) The reciprocal circuit.</title>
    </caption>
    <graphic mimetype="image" position="float" xlink:type="simple" xlink:href="https://html.scirp.org/file/7405389-rId20.jpeg?20250411031832" />
   </fig>
   <p>Example 1 Let us take a two-stage amplifier with its linear equivalent circuit shown in <xref ref-type="fig" rid="fig1(a)">
     Figure 1(a)
    </xref>. The circuit has two VCCS devices and a pair of I/O ports with an input voltage V<sub>i</sub> and an output voltage V<sub>o</sub>. The reciprocal circuit of the amplifier is also constructed and given in <xref ref-type="fig" rid="fig1(b)">
     Figure 1(b)
    </xref>. As we can see, the passive elements in the reciprocal stay unchanged. The VCCS devices are turned around, so that in each device the controlling element and the controlled element are swapped. However, in the case of the I/O ports, not only are the input and output ports swapped but the voltages are changed to currents as well. So, the voltage gain V<sub>o</sub>/V<sub>i</sub> in the amplifier is matched with the current gain I<sub>i</sub>/I<sub>o</sub> in the reciprocal circuit. After the buildup, both circuits are simulated for the AC analysis, and the frequency responses of the gains (V<sub>o</sub>/V<sub>i</sub> and I<sub>i</sub>/I<sub>o</sub>) are plotted in <xref ref-type="fig" rid="fig2">
     Figure 2
    </xref><sup>1</sup>. The s-expanded transfer functions of both the circuit and its reciprocal are also given in (5), where the frequency f is in MHz scale. Notice that the TF has three poles and two zeros, and this can be easily verified from the output plots. Finally, the Amplifier bandwidth is given as BW = 93 KHz, and the gain bandwidth product is GB = 4.88 dB-MHz.</p>
   <p>
    <math xmlns="http://www.w3.org/1998/Math/MathML"> <mrow> 
      <mfrac> 
       <mrow> 
        <msub> 
         <mi>
           V 
         </mi> 
         <mi>
           o 
         </mi> 
        </msub> 
       </mrow> 
       <mrow> 
        <msub> 
         <mi>
           V 
         </mi> 
         <mi>
           i 
         </mi> 
        </msub> 
       </mrow> 
      </mfrac> 
      <mo>
        = 
      </mo> 
      <mfrac> 
       <mrow> 
        <msub> 
         <mi>
           I 
         </mi> 
         <mi>
           i 
         </mi> 
        </msub> 
       </mrow> 
       <mrow> 
        <msub> 
         <mi>
           I 
         </mi> 
         <mi>
           o 
         </mi> 
        </msub> 
       </mrow> 
      </mfrac> 
      <mo>
        = 
      </mo> 
      <mfrac> 
       <mrow> 
        <mn>
          640 
        </mn> 
        <mo>
          + 
        </mo> 
        <mn>
          125 
        </mn> 
        <mi>
          s 
        </mi> 
        <mo>
          + 
        </mo> 
        <mn>
          0.19 
        </mn> 
        <msup> 
         <mi>
           s 
         </mi> 
         <mn>
           2 
         </mn> 
        </msup> 
       </mrow> 
       <mrow> 
        <mn>
          3 
        </mn> 
        <mo>
          + 
        </mo> 
        <mn>
          5.6 
        </mn> 
        <mi>
          s 
        </mi> 
        <mo>
          + 
        </mo> 
        <mn>
          0.6 
        </mn> 
        <msup> 
         <mi>
           s 
         </mi> 
         <mn>
           2 
         </mn> 
        </msup> 
        <mo>
          + 
        </mo> 
        <mn>
          8.7 
        </mn> 
        <mo>
          ∗ 
        </mo> 
        <msup> 
         <mrow> 
          <mn>
            10 
          </mn> 
         </mrow> 
         <mrow> 
          <mo>
            − 
          </mo> 
          <mn>
            3 
          </mn> 
         </mrow> 
        </msup> 
        <msup> 
         <mi>
           s 
         </mi> 
         <mn>
           3 
         </mn> 
        </msup> 
       </mrow> 
      </mfrac> 
     </mrow> 
    </math>(5)</p>
   <fig id="fig2" position="float">
    <label>Figure 2</label>
    <caption>
     <title>Figure 2. Frequency responses of the two-stage amplifier and its reciprocal.</title>
    </caption>
    <graphic mimetype="image" position="float" xlink:type="simple" xlink:href="https://html.scirp.org/file/7405389-rId25.jpeg?20250411031833" />
   </fig>
   <fig id="fig3" position="float">
    <label>Figure 3</label>
    <caption>
     <title>Figure 3. (a) A simplified amplifier with feedback; (b) The linearized model; (c) The reciprocal circuit.</title>
    </caption>
    <graphic mimetype="image" position="float" xlink:type="simple" xlink:href="https://html.scirp.org/file/7405389-rId26.jpeg?20250411031833" />
   </fig>
   <p>
    <xref ref-type="bibr" rid="scirp.141901-"></xref>Example 2 Consider an amplifier with feedback, as shown in <xref ref-type="fig" rid="fig3(a)">
     Figure 3(a)
    </xref>. The linearized circuit of the amplifier is shown in <xref ref-type="fig" rid="fig3(b)">
     Figure 3(b)
    </xref>. To construct the reciprocal, we follow the same rules we did in example 1, that is, the passive circuit stays unchanged while the active components and the I/O ports swap their elements while considering the types. Namely, the VCVS in the amplifier is replaced with a CCCS, and the VIVO is replaced with a CICO ports, as shown in <xref ref-type="fig" rid="fig3(c)">
     Figure 3(c)
    </xref>. After simulating the amplifier and its reciprocal we get the gains as F<sub>1</sub> = V<sub>i</sub>/V<sub>o</sub> = −29.3 for the amplifier, and F<sub>2</sub> = I<sub>i</sub>/I<sub>o</sub> = −29.3 for the reciprocal circuit, as expected.</p>
   <sec id="s2_1">
    <title>Transforming Active Devices into Equivalent Nullors</title>
    <p>Now, before attempting for a general proof of Theorem 1 we need to choose a suitable platform to get the transfer functions computed. Using the circuit NAM is limited to admittances and VCCS devices. One way to stay in the NAM platform for general cases with other types of circuit components and controlled sources is to move from the node admittance representation, GV = I, to a more general form</p>
    <p>
     <math display="inline" xmlns="http://www.w3.org/1998/Math/MathML"> <mrow> 
       <mi>
         A 
       </mi> 
       <mi>
         V 
       </mi> 
       <mo>
         = 
       </mo> 
       <mi>
         B 
       </mi> 
       <mi>
         I 
       </mi> 
      </mrow> 
     </math>(5)</p>
    <p>where A and B are n*n circuit matrices, and A becomes the circuit NAM, G, when B becomes a unity matrix. However, in our discussion here we skip this method and adopt a more generalized platform, dealing with graph representation of the circuit using topological formula. A major characteristic of this platform is the ability to replace active devices and I/O ports of all types with nullors. This is an important step, making an active circuit entirely transferred into a full nullor circuit. A comprehensive explanation and the development of the method is given in recent articles <xref ref-type="bibr" rid="scirp.141901-11">
      [11]
     </xref>-<xref ref-type="bibr" rid="scirp.141901-13">
      [13]
     </xref>. The main advantages of this procedure are as follows:</p>
    <p>1) The method combines all types of controlled sources and I/O ports in the circuit into a bunch of nullors. Therefore, no matter whether we are after the determinant of the circuit NAM or any of its cofactors, the problem is reduced to finding the Sum of the Tree Products (STP) of the corresponding nullor circuit.</p>
    <p>2) The 2-graphs (I and V) representation of the circuit, and the 2-tree representations traditionally required for the cofactors’ evaluations are removed, making the circuit analysis much simpler.</p>
    <p>To start with, we briefly go through introducing nullors and nullor circuits.</p>
   </sec>
  </sec><sec id="s3">
   <title>3. Nullors and Nullor Circuits</title>
   <p>A nullor consists of a nullator and a norator. A nullor is either three-terminal or four-terminal. In a three-terminal, the nullator and the norator have a common node. A nullor also carries a sign depending on the direction in the actual component it represents. In a three-terminal the sign is positive if the two arrows merge at the common node or depart. Otherwise, the sign is negative. For four-terminal nullors we are undecided until the process gets through, and they change to three-terminal nullors <xref ref-type="bibr" rid="scirp.141901-10">
     [10]
    </xref>. A nullor also carries a value. The value of a nullor is 1. When it replaces a controlled device the gain of the controlled source is multiplied with the coefficient-multiplier p<sub>k</sub>, for the sub-circuit k. For example, if a nullor replaces a VCVS device with e = 20 V/V, then the nullor selected is of e type with, and the value e = 20 V/V is multiplied by p<sub>k</sub>. Another property of a nullor is its adaptability when removed, as illustrated in <xref ref-type="fig" rid="fig4">
     Figure 4
    </xref>. This can be stated as follows. If a nullor, which has replaced an active device or a pair of I/O ports, is removed from a circuit the status of the circuit will be the same as if the original device or the pair of I/O ports is removed <xref ref-type="bibr" rid="scirp.141901-12">
     [12]
    </xref>.</p>
   <fig id="fig4" position="float">
    <label>Figure 4</label>
    <caption>
     <title>Figure 4. Different stages of four types of controlled sources: dependent sources, nullor equivalent, and the active device is removed from the circuit, namely VCVS (e); CCCS (f); VCCS (g); CCVS (h).</title>
    </caption>
    <graphic mimetype="image" position="float" xlink:type="simple" xlink:href="https://html.scirp.org/file/7405389-rId29.jpeg?20250411031838" />
   </fig>
   <p>When all active devices and all I/O ports in a circuit are replaced with nullors the circuit is called a nullor circuit. That is, a nullor circuit is built up of passive elements and nullors only. Next, when all the passive elements are eliminated through the Admittance Method (AM)<sup>2</sup> the remaining nullor circuit is called all-nullor circuit. Now, we need to explain how this nullor circuit is built.</p>
   <sec id="s3_1">
    <title>3.1. Transforming Active Devices into Equivalent Nullors</title>
    <p>To explain, we start with a VCVS case. <xref ref-type="fig" rid="fig4(a)">
      Figure 4(a)
     </xref> shows a VCVS in different stages: a controlled source, a nullor equivalent, and when the device is removed from the circuit. In this process we have removed the coefficient e of the controlled source and stored it separately as a multiplier, making the nullor magnitude equal to 1. Other devices are likewise transformed into nullors, as shown in <xref ref-type="fig" rid="fig4">
      Figure 4
     </xref>. Notice that there is similarity between different controlled sources (<xref ref-type="fig" rid="figFigures 4(a)-(d)">
      Figures 4(a)-(d)
     </xref>) as far as the nullor models are concerned, except, they are classified as e, f, g, and h types, associated with the same types of controlled sources. The differences between them, however, appear when they are removed from the circuit. This is shown in the last column of <xref ref-type="fig" rid="fig4">
      Figure 4
     </xref>. This concludes the transformation of active devices into equivalent nullors. Now we need to do the same for I/O ports.</p>
   </sec>
   <sec id="s3_2">
    <title>3.2. Transforming I/O Ports into Equivalent Nullors</title>
    <p>As discussed in <xref ref-type="bibr" rid="scirp.141901-12">
      [12]
     </xref>, in topological circuit analysis, a pair of I/O ports can be replaced with a controlled source of its own type. For example, a VIVO I/O ports is replaced with an e-type, i.e., a VCVS device. Similarly, a CICO I/O ports is replaced with a f-type (CCCS), a CIVO I/O ports is replaced with a g-type (VCCS), and a VICO I/O ports is replaced with a h-type (CCVS). Apparently, the controlled sources are then transformed into nullors. <xref ref-type="fig" rid="fig5">
      Figure 5
     </xref> shows the entire process, converting I/O ports to controlled sources, and then controlled sources to nullors. Finally, the last column in the figure shows how the terminals behave when a port is removed.</p>
    <fig id="fig5" position="float">
     <label>Figure 5</label>
     <caption>
      <title>Figure 5. Different stages of four types of I/O ports: Input source applied, a controlled source equivalent, a nullor equivalent, and when the pair of I/O ports is removed from the circuit. I/O types: VIVO (e), CICO (f), CIVO (g), VICO (h).</title>
     </caption>
     <graphic mimetype="image" position="float" xlink:type="simple" xlink:href="https://html.scirp.org/file/7405389-rId31.jpeg?20250411031844" />
    </fig>
    <p>Evidently, after replacing both controlled sources and I/O ports with nullors we get a full nullor circuit. The job is now to find a reciprocal for the nullor circuit, which is going to be another nullor circuit. Then to complete the journey, we need to go back and reconstruct the actual (active) reciprocal circuit from its nullor equivalent. To proceed, we can simply refer to <xref ref-type="fig" rid="fig4">
      Figure 4
     </xref> for the active devices and <xref ref-type="fig" rid="fig5">
      Figure 5
     </xref> for the I/O ports. The process steps are demonstrated in <xref ref-type="fig" rid="fig6">
      Figure 6
     </xref>. So, the only job left to be done is to construct the reciprocal of a nullor circuit. Later, we will of course show that we can skip the middle stages, given in <xref ref-type="fig" rid="fig6">
      Figure 6
     </xref>, and go directly constructing the reciprocal circuit from the main circuit.</p>
    <fig id="fig6" position="float">
     <label>Figure 6</label>
     <caption>
      <title>Figure 6. The sequence of steps constructing a reciprocal circuit.</title>
     </caption>
     <graphic mimetype="image" position="float" xlink:type="simple" xlink:href="https://html.scirp.org/file/7405389-rId32.jpeg?20250411031845" />
    </fig>
   </sec>
  </sec><sec id="s4">
   <title>4. Reciprocal of a Nullor Circuit</title>
   <p>To create the reciprocal of a nullor circuit we first need to know what we expect from a reciprocal circuit. As stated in Theorem 1, both the circuit and its reciprocal must produce the same transfer function with the I/O ports swapped. This means the same circuit NAM determinant and cofactors. In topological formula this is translated into having the same STP, and one way this can happen is when for each nullor in the circuit the elements (nullator and norator) are swapped. There is, however, one condition attached to this and that is: when one or more nullors are removed from both, the circuit and its reciprocal, they must remain identical, except for the nullor elements being swapped. This means that some types of nullors must be replaced with other types when moving from the main circuit to its reciprocal. <xref ref-type="fig" rid="fig7">
     Figure 7
    </xref> shows how the nullors might change their types when moving from the circuit to its reciprocal. Notice that nullors of types g (VCCS and CIVO ports) and h (CCVS and VICO ports) stay unchanged, whereas types e (VCVS and VIVO ports) and f (CCCS and CICO ports) get interchanged.</p>
   <p>Finally, to construct the reciprocal of an active circuit we need to take the following steps.</p>
   <p>1) Copy the passive circuit without any changes.</p>
   <p>2) Swap controlled sources with their corresponding controlling elements. Do the same with I/O ports.</p>
   <p>3) In doing part 2, make device exchanges if needed, according to <xref ref-type="fig" rid="fig7">
     Figure 7
    </xref>, and do the same with the I/O ports.</p>
   <p>Notice in <xref ref-type="fig" rid="fig7">
     Figure 7
    </xref> that the second column of nullors and the reciprocals are shown to be identical.</p>
   <p>Appendix B provides more details on the computation of the determinants, cofactors, and the transfer functions for both the circuit and its reciprocal. To clarify, let us take the following example.</p>
   <fig id="fig7" position="float">
    <label>Figure 7</label>
    <caption>
     <title>Figure 7. Interchanging active devices, as well as I/O ports, between the reciprocal circuits.</title>
    </caption>
    <graphic mimetype="image" position="float" xlink:type="simple" xlink:href="https://html.scirp.org/file/7405389-rId33.jpeg?20250411031848" />
   </fig>
   <p>Example 3 Consider an active circuit represented in its nullor equivalent graph, shown in <xref ref-type="fig" rid="fig8(a)">
     Figure 8(a)
    </xref>. The circuit consists of four active devices with one (e<sub>4</sub>) replacing a pair of I/O ports. Two devices are of h type and the other two are of e type. To read a nullor, for example, h<sub>3</sub>, the nullator is specified by h<sub>3</sub> and the corresponding norator by 3. Referring to <xref ref-type="fig" rid="fig7">
     Figure 7
    </xref>, it follows that the h type nullors remain unchanged in the reciprocal, whereas the e types are replaced with f devices. The reciprocal is shown in <xref ref-type="fig" rid="fig8(b)">
     Figure 8(b)
    </xref>. So, the points to notice here are as follows: a) the passive circuit remains unchanged with both y and r present in the circuit, b) while the original circuit has two e and two h types of active devices, the reciprocal has two f and two h types of devices. The circuits are simulated and the responses of the two are identical (not shown), as expected.</p>
   <fig id="fig8" position="float">
    <label>Figure 8</label>
    <caption>
     <title>Figure 8. Reciprocal active circuits represented in graph.</title>
    </caption>
    <graphic mimetype="image" position="float" xlink:type="simple" xlink:href="https://html.scirp.org/file/7405389-rId34.jpeg?20250411031849" />
   </fig>
   <fig id="fig9" position="float">
    <label>Figure 9</label>
    <caption>
     <title>Figure 9. (a) A linearized high frequency MOS amplifier; (b), (c), (d), and (e) the graph representation of the sub-circuits of the amplifier.</title>
    </caption>
    <graphic mimetype="image" position="float" xlink:type="simple" xlink:href="https://html.scirp.org/file/7405389-rId35.jpeg?20250411031848" />
   </fig>
   <p>Example 4 In another example, we assume a MOS amplifier for high frequencies. <xref ref-type="fig" rid="fig9(a)">
     Figure 9(a)
    </xref> shows the linearized equivalent circuit of the amplifier with the component values: R<sub>1</sub> = 5 KOhms, R<sub>2</sub> = 10 KOhms, C<sub>1</sub> = 10 pF, C<sub>2</sub> = 1 pF, and g<sub>1</sub> = 2 mA/V. The purpose here is to get the voltage gain A<sub>v</sub> = V<sub>o</sub>/V<sub>i</sub> in s-expanded format through the topological formula by using STP methodology. <xref ref-type="fig" rid="fig9(b)">
     Figure 9(b)
    </xref> is the graphic representation of the amplifier with nullors replacing the dependent source as well as the I/O ports. Notice that the I/O port is of e (VIVO) type with the coefficient e<sub>2</sub> = 1 (see Appendix A). Because of the two nullors we need to have four sub-circuits with the graphs given in <xref ref-type="fig" rid="figFigures 9(b)-(e)">
     Figures 9(b)-(e)
    </xref>. Two graphs, (c) and (d) are to find the determinant and the other two are for getting the specific cofactor. Let us assume that T<sub>c</sub>, T<sub>d</sub>, T<sub>e</sub>, and T<sub>b</sub> denote the STPs associated with the graphs of <xref ref-type="fig" rid="figFigures 9(c)-(e)">
     Figures 9(c)-(e)
    </xref>, and (b) respectively. Then we find</p>
   <p>
    <math xmlns="http://www.w3.org/1998/Math/MathML"> <mrow> 
      <msub> 
       <mi>
         T 
       </mi> 
       <mi>
         c 
       </mi> 
      </msub> 
      <mo>
        = 
      </mo> 
      <mn>
        5 
      </mn> 
      <mo>
        ∗ 
      </mo> 
      <msup> 
       <mrow> 
        <mn>
          10 
        </mn> 
       </mrow> 
       <mrow> 
        <mo>
          − 
        </mo> 
        <mn>
          16 
        </mn> 
       </mrow> 
      </msup> 
      <mo>
        ∗ 
      </mo> 
      <msup> 
       <mi>
         s 
       </mi> 
       <mn>
         2 
       </mn> 
      </msup> 
      <mo>
        + 
      </mo> 
      <mn>
        65 
      </mn> 
      <mo>
        ∗ 
      </mo> 
      <msup> 
       <mrow> 
        <mn>
          10 
        </mn> 
       </mrow> 
       <mrow> 
        <mo>
          − 
        </mo> 
        <mn>
          9 
        </mn> 
       </mrow> 
      </msup> 
      <mo>
        ∗ 
      </mo> 
      <mi>
        s 
      </mi> 
      <mo>
        + 
      </mo> 
      <mn>
        1 
      </mn> 
     </mrow> 
    </math> (6)</p>
   <p>
    <math xmlns="http://www.w3.org/1998/Math/MathML"> <mrow> 
      <msub> 
       <mi>
         T 
       </mi> 
       <mi>
         d 
       </mi> 
      </msub> 
      <mo>
        = 
      </mo> 
      <mn>
        5 
      </mn> 
      <mo>
        × 
      </mo> 
      <msup> 
       <mrow> 
        <mn>
          10 
        </mn> 
       </mrow> 
       <mrow> 
        <mo>
          − 
        </mo> 
        <mn>
          8 
        </mn> 
       </mrow> 
      </msup> 
      <mo>
        ∗ 
      </mo> 
      <msub> 
       <mi>
         g 
       </mi> 
       <mn>
         1 
       </mn> 
      </msub> 
      <mo>
        ∗ 
      </mo> 
      <mi>
        s 
      </mi> 
     </mrow> 
    </math> (7)</p>
   <p>
    <math xmlns="http://www.w3.org/1998/Math/MathML"> <mrow> 
      <msub> 
       <mi>
         T 
       </mi> 
       <mi>
         e 
       </mi> 
      </msub> 
      <mo>
        = 
      </mo> 
      <msup> 
       <mrow> 
        <mn>
          10 
        </mn> 
       </mrow> 
       <mrow> 
        <mo>
          − 
        </mo> 
        <mn>
          8 
        </mn> 
       </mrow> 
      </msup> 
      <mo>
        ∗ 
      </mo> 
      <mi>
        s 
      </mi> 
     </mrow> 
    </math> (8)</p>
   <p>
    <math xmlns="http://www.w3.org/1998/Math/MathML"> <mrow> 
      <msub> 
       <mi>
         T 
       </mi> 
       <mi>
         b 
       </mi> 
      </msub> 
      <mo>
        = 
      </mo> 
      <mo>
        − 
      </mo> 
      <mn>
        10 
      </mn> 
      <mo>
        ∗ 
      </mo> 
      <msub> 
       <mi>
         g 
       </mi> 
       <mn>
         1 
       </mn> 
      </msub> 
     </mrow> 
    </math> (9)</p>
   <p>The desire transfer function (gain) is found as</p>
   <p>
    <math xmlns="http://www.w3.org/1998/Math/MathML"> <mrow> 
      <msub> 
       <mi>
         A 
       </mi> 
       <mi>
         v 
       </mi> 
      </msub> 
      <mo>
        = 
      </mo> 
      <mfrac> 
       <mrow> 
        <msub> 
         <mi>
           V 
         </mi> 
         <mi>
           o 
         </mi> 
        </msub> 
       </mrow> 
       <mrow> 
        <msub> 
         <mi>
           V 
         </mi> 
         <mi>
           i 
         </mi> 
        </msub> 
       </mrow> 
      </mfrac> 
      <mo>
        = 
      </mo> 
      <mfrac> 
       <mrow> 
        <msub> 
         <mi>
           T 
         </mi> 
         <mi>
           e 
         </mi> 
        </msub> 
        <mo>
          + 
        </mo> 
        <msub> 
         <mi>
           T 
         </mi> 
         <mi>
           b 
         </mi> 
        </msub> 
       </mrow> 
       <mrow> 
        <msub> 
         <mi>
           T 
         </mi> 
         <mi>
           c 
         </mi> 
        </msub> 
        <mo>
          + 
        </mo> 
        <msub> 
         <mi>
           T 
         </mi> 
         <mi>
           d 
         </mi> 
        </msub> 
       </mrow> 
      </mfrac> 
      <mo>
        = 
      </mo> 
      <mfrac> 
       <mrow> 
        <msup> 
         <mrow> 
          <mn>
            10 
          </mn> 
         </mrow> 
         <mrow> 
          <mo>
            − 
          </mo> 
          <mn>
            8 
          </mn> 
         </mrow> 
        </msup> 
        <mo>
          ∗ 
        </mo> 
        <mi>
          s 
        </mi> 
        <mo>
          − 
        </mo> 
        <mn>
          10 
        </mn> 
        <mo>
          ∗ 
        </mo> 
        <msub> 
         <mi>
           g 
         </mi> 
         <mn>
           1 
         </mn> 
        </msub> 
       </mrow> 
       <mrow> 
        <mn>
          5 
        </mn> 
        <mo>
          ∗ 
        </mo> 
        <msup> 
         <mrow> 
          <mn>
            10 
          </mn> 
         </mrow> 
         <mrow> 
          <mo>
            − 
          </mo> 
          <mn>
            16 
          </mn> 
         </mrow> 
        </msup> 
        <mo>
          ∗ 
        </mo> 
        <msup> 
         <mi>
           s 
         </mi> 
         <mn>
           2 
         </mn> 
        </msup> 
        <mo>
          + 
        </mo> 
        <mn>
          65 
        </mn> 
        <mo>
          ∗ 
        </mo> 
        <msup> 
         <mrow> 
          <mn>
            10 
          </mn> 
         </mrow> 
         <mrow> 
          <mo>
            − 
          </mo> 
          <mn>
            9 
          </mn> 
         </mrow> 
        </msup> 
        <mo>
          ∗ 
        </mo> 
        <mi>
          s 
        </mi> 
        <mo>
          + 
        </mo> 
        <mn>
          1 
        </mn> 
        <mo>
          + 
        </mo> 
        <mn>
          5 
        </mn> 
        <mo>
          ∗ 
        </mo> 
        <msup> 
         <mrow> 
          <mn>
            10 
          </mn> 
         </mrow> 
         <mrow> 
          <mo>
            − 
          </mo> 
          <mn>
            8 
          </mn> 
         </mrow> 
        </msup> 
        <mo>
          ∗ 
        </mo> 
        <msub> 
         <mi>
           g 
         </mi> 
         <mn>
           1 
         </mn> 
        </msub> 
        <mo>
          ∗ 
        </mo> 
        <mi>
          s 
        </mi> 
       </mrow> 
      </mfrac> 
     </mrow> 
    </math></p>
   <p>
    <math xmlns="http://www.w3.org/1998/Math/MathML"> <mrow> 
      <msub> 
       <mi>
         A 
       </mi> 
       <mi>
         v 
       </mi> 
      </msub> 
      <mo>
        = 
      </mo> 
      <mfrac> 
       <mrow> 
        <msub> 
         <mi>
           T 
         </mi> 
         <mi>
           e 
         </mi> 
        </msub> 
        <mo>
          + 
        </mo> 
        <msub> 
         <mi>
           T 
         </mi> 
         <mi>
           b 
         </mi> 
        </msub> 
       </mrow> 
       <mrow> 
        <msub> 
         <mi>
           T 
         </mi> 
         <mi>
           c 
         </mi> 
        </msub> 
        <mo>
          + 
        </mo> 
        <msub> 
         <mi>
           T 
         </mi> 
         <mi>
           d 
         </mi> 
        </msub> 
       </mrow> 
      </mfrac> 
      <mo>
        = 
      </mo> 
      <mfrac> 
       <mrow> 
        <msup> 
         <mrow> 
          <mn>
            10 
          </mn> 
         </mrow> 
         <mrow> 
          <mo>
            − 
          </mo> 
          <mn>
            8 
          </mn> 
         </mrow> 
        </msup> 
        <mo>
          ∗ 
        </mo> 
        <mi>
          s 
        </mi> 
        <mo>
          − 
        </mo> 
        <mn>
          20 
        </mn> 
       </mrow> 
       <mrow> 
        <mn>
          5 
        </mn> 
        <mo>
          ∗ 
        </mo> 
        <msup> 
         <mrow> 
          <mn>
            10 
          </mn> 
         </mrow> 
         <mrow> 
          <mo>
            − 
          </mo> 
          <mn>
            16 
          </mn> 
         </mrow> 
        </msup> 
        <mo>
          ∗ 
        </mo> 
        <msup> 
         <mi>
           s 
         </mi> 
         <mn>
           2 
         </mn> 
        </msup> 
        <mo>
          + 
        </mo> 
        <mn>
          165 
        </mn> 
        <mo>
          ∗ 
        </mo> 
        <msup> 
         <mrow> 
          <mn>
            10 
          </mn> 
         </mrow> 
         <mrow> 
          <mo>
            − 
          </mo> 
          <mn>
            9 
          </mn> 
         </mrow> 
        </msup> 
        <mo>
          ∗ 
        </mo> 
        <mi>
          s 
        </mi> 
        <mo>
          + 
        </mo> 
        <mn>
          1 
        </mn> 
       </mrow> 
      </mfrac> 
     </mrow> 
    </math> (10)</p>
   <p>Note that for low frequency we get the expected value</p>
   <p>
    <math display="inline" xmlns="http://www.w3.org/1998/Math/MathML"> <mrow> 
      <msub> 
       <mi>
         A 
       </mi> 
       <mi>
         v 
       </mi> 
      </msub> 
      <mo>
        = 
      </mo> 
      <mo>
        − 
      </mo> 
      <msub> 
       <mi>
         R 
       </mi> 
       <mn>
         2 
       </mn> 
      </msub> 
      <mo>
        ∗ 
      </mo> 
      <msub> 
       <mi>
         g 
       </mi> 
       <mn>
         1 
       </mn> 
      </msub> 
      <mo>
        = 
      </mo> 
      <mo>
        − 
      </mo> 
      <mn>
        20 
      </mn> 
      <mtext>
          
      </mtext> 
      <mrow> 
       <mtext>
         V 
       </mtext> 
       <mo>
         / 
       </mo> 
       <mtext>
         V 
       </mtext> 
      </mrow> 
     </mrow> 
    </math>. (11)</p>
  </sec><sec id="s5">
   <title>5. Reciprocity in Modern Active Devices</title>
   <p>As was shown, reciprocity works for any nullor circuit, matching the transfer functions between a nullor circuit and its reciprocal. Apparently, reciprocity must also work for modern active devices <xref ref-type="bibr" rid="scirp.141901-12">
     [12]
    </xref> <xref ref-type="bibr" rid="scirp.141901-14">
     [14]
    </xref> since they are represented in nullor circuits. Within those reported, we select a CCII+ circuit to work with.</p>
   <p>CCII+ <xref ref-type="fig" rid="fig10(a)">
     Figure 10(a)
    </xref> is a CCII+ in nullor representation <xref ref-type="bibr" rid="scirp.141901-14">
     [14]
    </xref>. The model circuit shows two pairs of nullors that must always be treated together. <xref ref-type="fig" rid="fig10(b)">
     Figure 10(b)
    </xref> shows a conceptual CCII+ connected as an inverted integrator with the voltage transfer function given as.</p>
   <p>
    <math xmlns="http://www.w3.org/1998/Math/MathML"> <mrow> 
      <mfrac> 
       <mrow> 
        <msub> 
         <mi>
           V 
         </mi> 
         <mi>
           o 
         </mi> 
        </msub> 
       </mrow> 
       <mrow> 
        <msub> 
         <mi>
           V 
         </mi> 
         <mi>
           x 
         </mi> 
        </msub> 
       </mrow> 
      </mfrac> 
      <mo>
        = 
      </mo> 
      <mo>
        − 
      </mo> 
      <mfrac> 
       <mrow> 
        <msub> 
         <mi>
           R 
         </mi> 
         <mi>
           o 
         </mi> 
        </msub> 
       </mrow> 
       <mrow> 
        <msub> 
         <mi>
           R 
         </mi> 
         <mi>
           x 
         </mi> 
        </msub> 
       </mrow> 
      </mfrac> 
      <mfrac> 
       <mn>
         1 
       </mn> 
       <mrow> 
        <mi>
          s 
        </mi> 
        <msub> 
         <mi>
           R 
         </mi> 
         <mn>
           2 
         </mn> 
        </msub> 
        <msub> 
         <mi>
           C 
         </mi> 
         <mn>
           1 
         </mn> 
        </msub> 
       </mrow> 
      </mfrac> 
     </mrow> 
    </math>(12)</p>
   <p>We now try to create the reciprocal of the integrator. To do this, we need to make two types of changes. First, swap the nullator and norator in each nullor, and second, get the transfer function to represent the ratio between the current in the input port I<sub>x</sub> and the current source I<sub>o</sub> connected to the output port, as shown in <xref ref-type="fig" rid="fig10(c)">
     Figure 10(c)
    </xref>. The current transfer function is simply found as.</p>
   <p>
    <math xmlns="http://www.w3.org/1998/Math/MathML"> <mrow> 
      <mfrac> 
       <mrow> 
        <msub> 
         <mi>
           I 
         </mi> 
         <mi>
           x 
         </mi> 
        </msub> 
       </mrow> 
       <mrow> 
        <msub> 
         <mi>
           I 
         </mi> 
         <mi>
           o 
         </mi> 
        </msub> 
       </mrow> 
      </mfrac> 
      <mo>
        = 
      </mo> 
      <mo>
        − 
      </mo> 
      <mfrac> 
       <mrow> 
        <msub> 
         <mi>
           R 
         </mi> 
         <mi>
           o 
         </mi> 
        </msub> 
       </mrow> 
       <mrow> 
        <msub> 
         <mi>
           R 
         </mi> 
         <mi>
           x 
         </mi> 
        </msub> 
       </mrow> 
      </mfrac> 
      <mfrac> 
       <mn>
         1 
       </mn> 
       <mrow> 
        <mi>
          s 
        </mi> 
        <msub> 
         <mi>
           R 
         </mi> 
         <mn>
           2 
         </mn> 
        </msub> 
        <msub> 
         <mi>
           C 
         </mi> 
         <mn>
           1 
         </mn> 
        </msub> 
       </mrow> 
      </mfrac> 
     </mrow> 
    </math>(13)</p>
   <p>As we expect, the two transfer functions are identical.</p>
   <p>
    <xref ref-type="bibr" rid="scirp.141901-"></xref></p>
   <fig id="fig10" position="float">
    <label>Figure 10</label>
    <caption>
     <title>Figure 10. (a) A nullor model of a CCII+ active device, and (b) A current controlled voltage source, an application.</title>
    </caption>
    <graphic mimetype="image" position="float" xlink:type="simple" xlink:href="https://html.scirp.org/file/7405389-rId54.jpeg?20250411031851" />
   </fig>
  </sec><sec id="s6">
   <title>6. Reciprocal for Circuits with Multiple I/O Ports</title>
   <p>Up to now we have established reciprocity rules for circuits with one pair of I/O ports. The idea that a pair of I/O ports can be converted to a controlled source, and then to a nullor, was the key factor in uniformity of active circuits, consisting of passive and active components. It so happens that this conversion cannot generally continue for multiple I/O ports, which comes from the fact that, despite dependent sources, pairs of I/O ports are not exclusively related. What it means is that, for an input port P<sub>1</sub>, any other port (or node) in the circuit can be paired as an I/O port.</p>
   <p>
    <xref ref-type="bibr" rid="scirp.141901-"></xref>We usually have no problem with multiple output ports if there is only one source of input. In this situation, the input can be paired separately with each output port. Then, how does the reciprocal circuit look like? Considering the superposition for linear circuits the reciprocal circuit is simply constructed exactly like what we did for a single pair of I/O ports, except the single input source, in the main circuit, repeatedly appears at the multiple output ports, and the input port shows the summation of the outputs in the original circuit. For example, let us assume that we are stimulating a circuit N<sub>1</sub> with an input current I<sub>i</sub> = 10 mA and we get two output responses, V<sub>o</sub><sub>1</sub> = 3 V at port P<sub>1</sub> and V<sub>o</sub><sub>2</sub> = 5 V at port P<sub>2</sub>. We then construct N<sub>2</sub>, the reciprocal of N<sub>1</sub>. Now, if we apply I<sub>o</sub><sub>1</sub> = 10 mA and I<sub>o</sub><sub>2</sub> = 10 mA to the two output ports P<sub>1</sub> and P<sub>2</sub> we will receive a voltage of V<sub>i</sub> = 3 + 5 = 8 V at the input port. Note that if the output ports are different in types (I or V) we must refer to <xref ref-type="fig" rid="fig7">
     Figure 7
    </xref> and make the right selections. Let us take another example. Assume we stimulate a circuit N<sub>1</sub> with an input current X<sub>i</sub> applied to the input port. Then we get two output responses, one output voltage X<sub>2</sub> at port P<sub>1</sub> and the other one an output current X<sub>2</sub> at port P<sub>2</sub>. We then construct N<sub>2</sub>, the reciprocal of N<sub>1</sub>. Now, if we apply a current X<sub>i</sub> at P<sub>1</sub> and a voltage X<sub>i</sub> at port P<sub>3</sub> we receive a current X<sub>3</sub> at the input port in the reciprocal circuit, so that X<sub>3</sub> = X<sub>1</sub> + X<sub>2</sub>. This is shown on <xref ref-type="fig" rid="fig11(a)">
     Figure 11(a)
    </xref> and the reciprocal in <xref ref-type="fig" rid="fig11(b)">
     Figure 11(b)
    </xref>. Example 5 is another case of one input and two outputs.</p>
   <fig id="fig11" position="float">
    <label>Figure 11</label>
    <caption>
     <title>Figure 11. (a) Circuit with one input and two outputs; (b) The reciprocal circuit.</title>
    </caption>
    <graphic mimetype="image" position="float" xlink:type="simple" xlink:href="https://html.scirp.org/file/7405389-rId55.jpeg?20250411031855" />
   </fig>
   <fig id="fig12" position="float">
    <label>Figure 12</label>
    <caption>
     <title>Figure 12. (a) Linear model of a two-stage amplifier; (b) The reciprocal circuit.</title>
    </caption>
    <graphic mimetype="image" position="float" xlink:type="simple" xlink:href="https://html.scirp.org/file/7405389-rId56.jpeg?20250411031856" />
   </fig>
   <p>Example 5 Consider the same two-stage amplifier given in Example 1 with its linear equivalent circuit shown in <xref ref-type="fig" rid="fig12(a)">
     Figure 12(a)
    </xref>. The difference here is that we assume two output V<sub>o</sub> and V<sub>x</sub> here, still with a single input V<sub>i</sub>. The reciprocal circuit is given in <xref ref-type="fig" rid="fig12(b)">
     Figure 12(b)
    </xref>, where I<sub>o</sub> and I<sub>x</sub> are both equal to V<sub>i</sub> in terms of the values. The circuit and its reciprocal are simulated, and the resulting plots for the transfer functions are given in <xref ref-type="fig" rid="fig13">
     Figure 13
    </xref>. In <xref ref-type="fig" rid="fig13">
     Figure 13
    </xref> one plot represents V<sub>out</sub>/V<sub>i</sub>, where V<sub>out</sub> = V<sub>o</sub> + V<sub>x</sub>, and the second plot shows I<sub>i</sub>/I<sub>o</sub>, with I<sub>x</sub> = I<sub>o</sub>.</p>
   <fig id="fig13" position="float">
    <label>Figure 13</label>
    <caption>
     <title>Figure 13. Reciprocal Frequency responses of the two-stage amplifier and its reciprocal.</title>
    </caption>
    <graphic mimetype="image" position="float" xlink:type="simple" xlink:href="https://html.scirp.org/file/7405389-rId57.jpeg?20250411031856" />
   </fig>
   <fig id="fig14" position="float">
    <label>Figure 14</label>
    <caption>
     <title>Figure 14. (a) Circuit with two input sources and one output. (b) Reciprocal circuit, applying one source at the output port and getting response from the combinations of ports P<sub>1</sub> and P<sub>2</sub>.</title>
    </caption>
    <graphic mimetype="image" position="float" xlink:type="simple" xlink:href="https://html.scirp.org/file/7405389-rId58.jpeg?20250411031855" />
   </fig>
   <p>In the case of multiple inputs and a single output, just like the previous case, we can pair each input with the output port separately and repeat it for the other inputs. In fact, this case precisely matches the previous case, the only difference is that we need to exchange the circuit with its reciprocal. For multiple input sources that are proportional we may utilize the superposition applicable to linear circuits. To explain this, let us start with a circuit N with two input voltage sources V<sub>1</sub> and V<sub>2</sub>, and an output port V<sub>3</sub> applied to ports P<sub>1</sub>, P<sub>2</sub>, and P<sub>3</sub> respectively, as shown in <xref ref-type="fig" rid="fig14(a)">
     Figure 14(a)
    </xref>. Now, let us assume that with only V<sub>1</sub> applied, a voltage V<sub>3</sub><sub>,</sub><sub>1</sub> resulted at P<sub>3</sub>, and similarly with only V<sub>2</sub> applied a voltage V<sub>3</sub><sub>,</sub><sub>2</sub> has resulted at P<sub>3</sub>. So, we are facing two transfer functions A<sub>1</sub> = V<sub>3</sub><sub>,</sub><sub>1</sub>/V<sub>1</sub>, and A<sub>2</sub> = V<sub>3</sub><sub>,</sub><sub>2</sub>/V<sub>2</sub>. Next consider the proportionality between V<sub>1</sub> and V<sub>2</sub> such that V<sub>2</sub> = k*V<sub>1</sub>, where k can be any multiplier, real or complex. Then with both V<sub>1</sub> and V<sub>2</sub> applied to the circuit we can get the output as</p>
   <p>
    <math xmlns="http://www.w3.org/1998/Math/MathML"> <mrow> 
      <msub> 
       <mi>
         V 
       </mi> 
       <mn>
         3 
       </mn> 
      </msub> 
      <mo>
        = 
      </mo> 
      <msub> 
       <mi>
         V 
       </mi> 
       <mrow> 
        <mn>
          3 
        </mn> 
        <mo>
          , 
        </mo> 
        <mn>
          1 
        </mn> 
       </mrow> 
      </msub> 
      <mo>
        + 
      </mo> 
      <msub> 
       <mi>
         V 
       </mi> 
       <mrow> 
        <mn>
          3 
        </mn> 
        <mo>
          , 
        </mo> 
        <mn>
          2 
        </mn> 
       </mrow> 
      </msub> 
      <mo>
        = 
      </mo> 
      <mrow> 
       <mo>
         ( 
       </mo> 
       <mrow> 
        <msub> 
         <mi>
           A 
         </mi> 
         <mn>
           1 
         </mn> 
        </msub> 
        <mo>
          + 
        </mo> 
        <mi>
          k 
        </mi> 
        <mo>
          ∗ 
        </mo> 
        <msub> 
         <mi>
           A 
         </mi> 
         <mn>
           2 
         </mn> 
        </msub> 
       </mrow> 
       <mo>
         ) 
       </mo> 
      </mrow> 
      <mo>
        ∗ 
      </mo> 
      <msub> 
       <mi>
         V 
       </mi> 
       <mn>
         1 
       </mn> 
      </msub> 
      <mo>
        = 
      </mo> 
      <msub> 
       <mi>
         A 
       </mi> 
       <mn>
         3 
       </mn> 
      </msub> 
      <mo>
        ∗ 
      </mo> 
      <msub> 
       <mi>
         V 
       </mi> 
       <mn>
         1 
       </mn> 
      </msub> 
     </mrow> 
    </math>(14)</p>
   <p>where, 
    <math xmlns="http://www.w3.org/1998/Math/MathML"> <mrow> 
      <msub> 
       <mi>
         A 
       </mi> 
       <mn>
         3 
       </mn> 
      </msub> 
      <mo>
        = 
      </mo> 
      <msub> 
       <mi>
         A 
       </mi> 
       <mn>
         1 
       </mn> 
      </msub> 
      <mo>
        + 
      </mo> 
      <mi>
        k 
      </mi> 
      <mo>
        ∗ 
      </mo> 
      <msub> 
       <mi>
         A 
       </mi> 
       <mn>
         2 
       </mn> 
      </msub> 
     </mrow> 
    </math> can be considered as the pseudo-transfer function between the three ports, P<sub>1</sub>, P<sub>2</sub>, and P<sub>3</sub>.</p>
   <p>How then is the reciprocal circuit constructed for this case? As it turns out, the core for the reciprocal circuit stays the same. <xref ref-type="fig" rid="fig14(b)">
     Figure 14(b)
    </xref> shows the reciprocal circuit of N with an input current I<sub>3</sub> at port P<sub>3</sub> and two output ports P<sub>1</sub> and P<sub>2</sub>, representing output currents I<sub>1</sub> and I<sub>2</sub>. Now, if a current I<sub>3</sub> = V<sub>1</sub> (in value) at P<sub>3</sub> generates two output currents I<sub>1</sub><sub>,</sub><sub>3</sub> and I<sub>2</sub><sub>,</sub><sub>3</sub> at P<sub>1</sub> and P<sub>2</sub> then according to Equation (14) we get</p>
   <p>
    <math xmlns="http://www.w3.org/1998/Math/MathML"> <mrow> 
      <msub> 
       <mi>
         I 
       </mi> 
       <mrow> 
        <mn>
          1 
        </mn> 
        <mo>
          , 
        </mo> 
        <mn>
          3 
        </mn> 
       </mrow> 
      </msub> 
      <mo>
        + 
      </mo> 
      <mi>
        k 
      </mi> 
      <mo>
        ∗ 
      </mo> 
      <msub> 
       <mi>
         I 
       </mi> 
       <mrow> 
        <mn>
          2 
        </mn> 
        <mo>
          , 
        </mo> 
        <mn>
          3 
        </mn> 
       </mrow> 
      </msub> 
      <mo>
        = 
      </mo> 
      <msub> 
       <mi>
         V 
       </mi> 
       <mn>
         3 
       </mn> 
      </msub> 
     </mrow> 
    </math> (in value)(15)</p>
   <p>This, of course, can be conditionally extended to n ports if a) we consider one output at a time, and b) The input sources are proportional.</p>
   <p>The situation must be similar for any number of input sources. For example, let us consider a circuit N with n input ports P<sub>1</sub>, P<sub>2</sub>, …, P<sub>n</sub>, and an output port P<sub>o</sub>. Further, assume that current sources I<sub>1</sub>, I<sub>2</sub>, … I<sub>n</sub> (this, of course, can be mixed current and voltages) are assigned to ports P<sub>1</sub>, P<sub>2</sub>, …, P<sub>n</sub>, respectively, and let I<sub>m</sub>= k<sub>m</sub>*I<sub>1</sub> for all m = 2, 3, …, n, where k<sub>m</sub> can be any arbitrary multiplier. When all the input sources are applied simultaneously, they collectively generate an output voltage V<sub>o</sub> at port P<sub>o</sub>. Now, if N<sub>r</sub> is the reciprocal circuit of N then removing all n input sources and instead applying a current source I<sub>1</sub> to the output port P<sub>o</sub> in the circuit will generate n output voltages V<sub>1</sub><sub>,</sub><sub>o</sub>, V<sub>2</sub><sub>,</sub><sub>o</sub>, …, V<sub>n</sub><sub>,</sub><sub>o</sub> at ports P<sub>1</sub>, P<sub>2</sub>, …, P<sub>n</sub>. Then, the reciprocity rule states that.</p>
   <p>
    <math xmlns="http://www.w3.org/1998/Math/MathML"> <mrow> 
      <mstyle displaystyle="true"> 
       <msubsup> 
        <mo>
          ∑ 
        </mo> 
        <mrow> 
         <mi>
           m 
         </mi> 
         <mo>
           = 
         </mo> 
         <mn>
           1 
         </mn> 
        </mrow> 
        <mi>
          n 
        </mi> 
       </msubsup> 
       <mrow> 
        <msub> 
         <mi>
           k 
         </mi> 
         <mi>
           m 
         </mi> 
        </msub> 
        <mo>
          ∗ 
        </mo> 
        <msub> 
         <mi>
           V 
         </mi> 
         <mrow> 
          <mi>
            m 
          </mi> 
          <mo>
            , 
          </mo> 
          <mi>
            o 
          </mi> 
         </mrow> 
        </msub> 
       </mrow> 
      </mstyle> 
      <mo>
        = 
      </mo> 
      <msub> 
       <mi>
         V 
       </mi> 
       <mi>
         o 
       </mi> 
      </msub> 
     </mrow> 
    </math>, for 
    <math xmlns="http://www.w3.org/1998/Math/MathML"> <mrow> 
      <msub> 
       <mi>
         k 
       </mi> 
       <mn>
         1 
       </mn> 
      </msub> 
      <mo>
        = 
      </mo> 
      <mn>
        1 
      </mn> 
     </mrow> 
    </math>.(16)</p>
   <p>Notice that Equation (16) also works for the case of having only one input source.</p>
   <p>One may realize that this solution for multiple input sources still is not comprehensive. The major drawback is the way we have adapted the multiplier 
    <math xmlns="http://www.w3.org/1998/Math/MathML"> <mrow> 
      <msub> 
       <mi>
         k 
       </mi> 
       <mi>
         m 
       </mi> 
      </msub> 
     </mrow> 
    </math>. There are usually unrelated sources applied to a circuit in multiple input cases. For example, signals with carriers, modulated signals in communication, or mixed signals are not necessarily related by a multiplier.</p>
   <p>In general, the reciprocal circuit studied in this discussion is mainly for a single pair of I/O ports. In case of multiple I/O ports, however, we can adopt the superposition for linear circuits and handle the case but only if the inputs are proportionally related. In case we have multiple and unrelated input sources the suggestion is to use one I/O pair at a time. Any other possible solution to the problem is beyond the scope of this presentation.</p>
   <p>To clarify the case, let us consider the active circuit shown on <xref ref-type="fig" rid="fig13(a)">
     Figure 13(a)
    </xref>. The circuit has two inputs, a voltage source V<sub>1</sub> and a current source I<sub>2</sub>. It also has an output voltage V<sub>3</sub>, or multiple outputs if desired.</p>
   <p>Example 6 Consider an active circuit N with two input sources: a voltage source V<sub>1</sub> at port P<sub>1</sub> and a current source I<sub>2</sub> at P<sub>2</sub>. The overall response V<sub>3</sub> is received at Port P<sub>3</sub>, as shown in <xref ref-type="fig" rid="fig15(a)">
     Figure 15(a)
    </xref>. The reciprocal circuit N<sub>r</sub> is generated and displayed in <xref ref-type="fig" rid="fig15(b)">
     Figure 15(b)
    </xref>. According to the I/O rules, as shown in <xref ref-type="fig" rid="fig14">
     Figure 14
    </xref>, the reciprocal circuit N<sub>r</sub> has only one input source I<sub>3</sub> at Port P<sub>3</sub> and two output ports I<sub>1</sub> and V<sub>2</sub> at P<sub>1</sub> and P<sub>2</sub>. Both N and N<sub>r</sub> circuits are simulated by SPICE and the results are displayed in <xref ref-type="fig" rid="fig16">
     Figure 16
    </xref> along with the SPICE listing of both circuits.</p>
   <fig id="fig15" position="float">
    <label>Figure 15</label>
    <caption>
     <title>Figure 15. (a) An active circuit N with two input sources and an output response. (b) The reciprocal circuit N<sub>r</sub> with one input source and two output responses.</title>
    </caption>
    <graphic mimetype="image" position="float" xlink:type="simple" xlink:href="https://html.scirp.org/file/7405389-rId71.jpeg?20250411031857" />
   </fig>
   <p>Notice that the response V<sub>3</sub> = 10.76307 V in circuit N is equal to the addition of the two responses I<sub>1</sub> (in mA) and V<sub>2</sub> (in V) in reciprocal circuit N<sub>r</sub>. Now, since the applied input sources are V = 5 V and I<sub>2</sub> = 15 mA then the multiplier factor selected here must be k = 3.</p>
   <p>Generalized reciprocity without nullor equivalents</p>
   <p>Overall, we can summarize the reciprocity issue in an algorithm, describing how we can directly construct the reciprocal circuit of a given active circuit without going through the process of forming the nullor equivalent circuit. However, this may raise the following question. If we can directly find the reciprocal of a circuit without going through the nullor circuit, then why did we go through it at first place? The answer to this question is, yes, to get the reciprocal we can go directly to construct the reciprocal circuit without resorting to nullors, as the following Algorithm offers. The nullor circuits, however, provide a more uniform and simplified process for the circuit analysis that we need to proceed, as explained in Appendices A and B. To show one example regarding the simplification in using nullors is in determining T<sub>a</sub>, discussed in Section A, Appendix B. So, the bottom line is that, if we are only interested in finding the reciprocal of a circuit, then there is no need to go through converting the circuit to a nullor circuit. In this situation reciprocity is applied to both the dependent sources and I/O ports. But in case we need to test the results, and through the analysis show the proof of the reciprocity, then we offer to convert the circuit into its nullor equivalent. In short, nullors are good for explanation and analysis but in terms of writing efficient programs for reciprocity the conversion to nullors is avoided. I have also avoided using nullors in my program “Circuit Analysis, Simulation, and Design” (CASD).</p>
   <fig id="fig16" position="float">
    <label>Figure 16</label>
    <caption>
     <title>Figure 16. (a) SPICE circuit listing for both N and N<sub>r</sub> circuits. (b) SPICE responses.</title>
    </caption>
    <graphic mimetype="image" position="float" xlink:type="simple" xlink:href="https://html.scirp.org/file/7405389-rId72.jpeg?20250411031857" />
   </fig>
   <p>Algorithm To find the reciprocal of an active circuit we need to go through the following steps:</p>
  </sec><sec id="s7">
   <title>7. Practical Aspects of Reciprocity</title>
   <p>We consider two cases in practical situations: 1) linear circuits with the actual devices replacing the models, and 2) reciprocity in non-linear circuits.</p>
   <sec id="s7_1">
    <title>7.1. Linear Circuits with the Original Devices</title>
    <p>If the device models represent the actual devices in practical circuits, one may assume that this is also true for the reciprocal circuit. That is, a reciprocal circuit can be restructured and turned into an actual circuit. However, this is not necessarily true. The problem is that, while the active components change positions in the reciprocal the passive elements remain fixed. Therefore, we can state the following: the reciprocal of a device model is not necessarily a device model itself unless the passive elements in the model are symmetrical with respect to the I/O ports.</p>
    <fig id="fig17" position="float">
     <label>Figure 17</label>
     <caption>
      <title>Figure 17. (a) Same as the amplifier in <xref ref-type="fig" rid="fig12">
        Figure 12
       </xref> with MOS devices replacing the models. (b) The reciprocal amplifier circuit.</title>
     </caption>
     <graphic mimetype="image" position="float" xlink:type="simple" xlink:href="https://html.scirp.org/file/7405389-rId73.jpeg?20250411031903" />
    </fig>
    <p>Nevertheless, we can observe this symmetrical situation in the amplifier given in Example 5. Here, we notice that except for the input resistance the passive portion of the linearized amplifier is symmetrical. Therefore, it is possible to restructure both the original circuit and its reciprocal to practical circuits, as shown in <xref ref-type="fig" rid="fig17">
      Figure 17
     </xref>.</p>
    <p>This example shows, given the right conditions, it is possible to find practical applications for reciprocity. For example, from <xref ref-type="fig" rid="fig17">
      Figure 17
     </xref> we realize that by using the reciprocity we have turned a voltage amplifier into a current amplifier with the same gain and frequency characteristics. Furthermore, this example is an indication that we can directly construct the reciprocal of a circuit without resorting to nullor equivalency.</p>
   </sec>
   <sec id="s7_2">
    <title>7.2. Reciprocity in Non-Linear Circuits</title>
    <p>Non-linear circuits are not covered in this presentation. However, we can still touch some of the aspects of the topic that are involved with linear circuits, and one such topic is biasing.</p>
    <p>In fact, reciprocity cannot be generalized for nonlinear circuits without preconditions. This is because reciprocity is a matching process involving two circuits, and during the operation the two circuits must deal with the same location in the nonlinear region.</p>
    <p>Here we see the role of biasing. So, basically, for two non-linear circuits to be reciprocal they must be biased so that both experience identical regain of non-linearity during the operation. For example, if we were to show the biasing of the amplifiers in <xref ref-type="fig" rid="fig16">
      Figure 16
     </xref>, we must have biased them so that when we model the transistors the corresponding models in two circuits become identical.</p>
    <p>In general, we can propose that two non-linear circuits can become reciprocal if the non-linear components in two circuits can be paired and each pair with identical non-linear characteristics.</p>
    <p>Evaluation and comparison of the proposed method</p>
    <p>In comparison with other reported active circuits reciprocities, the proposed method claims certain features that are new and highly efficient. In specifically the entire procedure is based on several new features.</p>
    <p>The method uses topological formulas here rather than Nodal Admittance Matrix. The advantage is the universality of topological methods, whereas NAM, in its original form, is limited to admittances and voltage dependent current sources. The key point is that the component values, admittances or impedances, are given in ratios. This provides much easier data manipulation.</p>
    <p>I/O ports are converted into dependent sources of the same kind leaving circuit with only passive and active components. Evidently, no cofactors are needed to obtain a transfer function, only determinants.</p>
    <p>The use of Admittance Method instead of tree-enumeration is another feature in this presentation. By applying AM procedure, we gradually and systematically reduce the circuit until the last passive component while the active components remain in place. AM only works on passive elements without the need for 2-graph requirements.</p>
    <p>Braking circuit into q sub-circuits, where each sub-circuit provides one term in the final symbolic transfer function. It is shown that AM only works on sub-circuits.</p>
    <p>The entire circuit can be turned into a nullor circuit. Although this conversion is not necessary, it helps to further simplify and uniform the circuit.</p>
    <p>Comparing the proposed technique with other conventional ones is not simple. For example, the present method goes directly to form the symbolic presentation of transfer functions, which apparently takes more time to find the different coefficients separately, rather than going only for numerical values. One way to measure efficiency and compare the method with others is to eliminate generating sub-circuits. This works quite well in passive circuits, but to use it in active circuits we need to abandon the use of AM operations or go to a cascade operation. In cascade operation the sub-circuits share portions of AM operations that are common between them. <xref ref-type="fig" rid="fig18">
      Figure 18
     </xref> symbolically shows the operation of an active circuit with three dependent sources. The operations w indicates all remaining AM operations plus finding the determinant of the associated all-nullor circuit, if any. Note that at the end of the chart every sub-circuit appears with its STP, representing a symbolic coefficient in the transfer function.</p>
    <p>With applying cascade operation, the efficiency increases substantially without sacrificing accuracy. The procedure is tested for accuracy and efficiency using Circuit Analysis, Simulation, and Design (CASD), a dedicated program.</p>
    <fig id="fig18" position="float">
     <label>Figure 18</label>
     <caption>
      <title>Figure 18. Symbolic representation of a cascaded AM operations.</title>
     </caption>
     <graphic mimetype="image" position="float" xlink:type="simple" xlink:href="https://html.scirp.org/file/7405389-rId74.jpeg?20250411031905" />
    </fig>
   </sec>
  </sec><sec id="s8">
   <title>8. Conclusions</title>
   <p>This presentation aims at generalizing the reciprocity for any active circuit with any type of I/O ports. Reciprocity for passive components is already well-established. For active circuits, particularly when a variety of components are used, still work needs to be done. This work is trying to exactly do this. It demonstrates that for a given linear active circuit N<sub>1</sub> with all four types of controlled sources and assuming an I/O port of any of the four types, there is always a reciprocal circuit N<sub>2</sub> with the following properties. The transfer functions of the two circuits, N<sub>1</sub> and N<sub>2</sub>, are identical, provided that the input and output ports of the two circuits are swapped with the I/O types adjusted. The second task is to realize and construct N<sub>2</sub>, and beyond. To find the reciprocal circuit, we try to simplify and uniform the circuit by using some new techniques. In the first step, we remove the I/O ports by converting them to dependent sources. We then convert the entire circuit to a nullor circuit. Next, we break the circuit into sub-circuits, each for finding the coefficients of a symbolic transfer function. We then reverse the process until we reach the reciprocal circuit with identical symbolic transfer function, or in values.</p>
   <p>The cases for multiple I/O ports are also discussed. Multiple outputs can be simply handled by superposition. For multiple inputs, it is shown how the superposition gets involved for related inputs. For non-related inputs, one way to deal with it is to go for one input at a time and hence get multiple reciprocals that are different only in I/O ports.</p>
   <p>Finally, an algorithm is provided describing how we can directly construct the reciprocal circuit of a given active circuit without going through the process of forming its nullor equivalent circuit. In short, nullors are recommended for explaining and understanding the reciprocity procedure but in terms of computation and efficient programing the conversion to nullors is avoided.</p>
  </sec><sec id="s9">
   <title>Appendix A</title>
   <sec id="s9_1">
    <title>Replacing I/O Ports with Controlled Sources</title>
    <p>The idea here is to replace I/O ports with their corresponding controlled sources. The advantage here is that ports are removed all together simplifying the circuit. Hence, we no longer need to deal with I/O ports, cofactors, 2-trees, and other attachments that complicate the circuit analysis and specifically hinders getting transfer functions. We start with a two-port circuit.</p>
    <p>2-port circuit Consider a 2-port linear circuit N, shown in <xref ref-type="fig" rid="figA1(a)">
      Figure A1(a)
     </xref>. We can write the transfer admittance y<sub>21</sub> of N as y<sub>21</sub> = I<sub>1</sub>/V<sub>2</sub>, or simply I<sub>1</sub> = y<sub>21</sub>*V<sub>2</sub>. Now, assume that I<sub>1</sub> is removed from the 2-port N and instead a VCCS with g<sub>m</sub> = y<sub>21</sub> is replaced it, controlled by the output voltage V<sub>2</sub>, as shown in <xref ref-type="fig" rid="figA1(b)">
      Figure A1(b)
     </xref>. The assumption is that we have initially applied V<sub>2</sub> at the output port to establish the input source I<sub>1</sub> = g<sub>m</sub>V<sub>2</sub>. However, notice that the g<sub>m</sub> only appears in the cofactor T<sub>21</sub> calculation, where T<sub>21</sub> = T<sub>o</sub>/y<sub>21</sub> and T<sub>o</sub> is the circuit determinant. Therefore, if, instead of g<sub>m</sub> = y<sub>21</sub>, we assume g<sub>m</sub> = 1 we obtain 
     <math display="inline" xmlns="http://www.w3.org/1998/Math/MathML"> <mrow> 
       <msub> 
        <mi>
          T 
        </mi> 
        <mrow> 
         <mn>
           21 
         </mn> 
        </mrow> 
       </msub> 
       <mo>
         = 
       </mo> 
       <msub> 
        <mi>
          T 
        </mi> 
        <mrow> 
         <mi>
           o 
         </mi> 
         <mo>
           , 
         </mo> 
         <msub> 
          <mi>
            g 
          </mi> 
          <mi>
            m 
          </mi> 
         </msub> 
         <mo>
           = 
         </mo> 
         <mn>
           1 
         </mn> 
        </mrow> 
       </msub> 
      </mrow> 
     </math>. This means that, for getting the cofactor T<sub>21</sub> all we need to do is to assign a VCCS with g<sub>m</sub> = 1 at the I/O port and then go for calculating the NAM determinant.</p>
    <fig id="fig19" position="float">
     <label>Figure 19</label>
     <caption>
      <title>Figure A1. A 2-port circuit to calculate the trans-conductance y<sub>21</sub>; (a) Original 2-port; (b) Port replacement with a VCCS; (c) Final replacement with a nullor.</title>
     </caption>
     <graphic mimetype="image" position="float" xlink:type="simple" xlink:href="https://html.scirp.org/file/7405389-rId90.jpeg?20250411031919" />
    </fig>
    <p>To verify the finding, let us take a single resistance with admittance y. If we connect a current source I<sub>1</sub> to it, as shown in <xref ref-type="fig" rid="figA2(a)">
      Figure A2(a)
     </xref>, an output voltage V<sub>1</sub> = I<sub>1</sub>/y is generated. Now, if we go through STP analysis and assign a nullor to the input and the output ports, like <xref ref-type="fig" rid="figA1(c)">
      Figure A1(c)
     </xref>, we get <xref ref-type="fig" rid="figA2(b)">
      Figure A2(b)
     </xref>, with g<sub>m</sub> = 1. This simple resistance provides us with the determinant T<sub>o</sub> = y, and the cofactor T<sub>21</sub> = 1. So, the trans-admittance is y<sub>21</sub> = T<sub>o</sub>/T<sub>21</sub> = y, which is what we expect.</p>
    <fig id="fig20" position="float">
     <label>Figure 20</label>
     <caption>
      <title>Figure A2. (a) I/O ports assigned to a resistor. (b) Controlled source replacement. (c) Conversion to a nullor.</title>
     </caption>
     <graphic mimetype="image" position="float" xlink:type="simple" xlink:href="https://html.scirp.org/file/7405389-rId91.jpeg?20250411031919" />
    </fig>
    <p>Next, let us take a simple amplifier circuit shown in <xref ref-type="fig" rid="figA3(c)">
      Figure A3(c)
     </xref>. By using STP procedure on the amplifier we get the circuit (NAM) determinant T<sub>o</sub> = y<sub>1</sub>y<sub>2</sub> + g<sub>1</sub>y<sub>2</sub>. Similarly, when we connect a VCCS with g<sub>2</sub> = 1 to the I/O port we get the new (NAM) determinant, which is the cofactor T<sub>21</sub> = g<sub>1</sub>. Therefore, the trans-conductance is obtained as.</p>
    <p>
     <math xmlns="http://www.w3.org/1998/Math/MathML"> <mrow> 
       <msub> 
        <mi>
          Z 
        </mi> 
        <mrow> 
         <mn>
           21 
         </mn> 
        </mrow> 
       </msub> 
       <mo>
         = 
       </mo> 
       <mfrac> 
        <mrow> 
         <msub> 
          <mi>
            T 
          </mi> 
          <mrow> 
           <mn>
             21 
           </mn> 
          </mrow> 
         </msub> 
        </mrow> 
        <mrow> 
         <msub> 
          <mi>
            T 
          </mi> 
          <mi>
            O 
          </mi> 
         </msub> 
        </mrow> 
       </mfrac> 
       <mo>
         = 
       </mo> 
       <mfrac> 
        <mrow> 
         <msub> 
          <mi>
            g 
          </mi> 
          <mn>
            1 
          </mn> 
         </msub> 
        </mrow> 
        <mrow> 
         <msub> 
          <mi>
            y 
          </mi> 
          <mn>
            1 
          </mn> 
         </msub> 
         <msub> 
          <mi>
            y 
          </mi> 
          <mn>
            2 
          </mn> 
         </msub> 
         <mo>
           + 
         </mo> 
         <msub> 
          <mi>
            g 
          </mi> 
          <mn>
            1 
          </mn> 
         </msub> 
         <msub> 
          <mi>
            y 
          </mi> 
          <mn>
            2 
          </mn> 
         </msub> 
        </mrow> 
       </mfrac> 
      </mrow> 
     </math>(1A)</p>
    <fig id="fig21" position="float">
     <label>Figure 21</label>
     <caption>
      <title>Figure A3. (a) I/O ports assigned to an amplifier circuit. (b) Controlled source replacement. (c) Conversion to a nullor.</title>
     </caption>
     <graphic mimetype="image" position="float" xlink:type="simple" xlink:href="https://html.scirp.org/file/7405389-rId94.jpeg?20250411031919" />
    </fig>
    <fig id="fig22" position="float">
     <label>Figure 22</label>
     <caption>
      <title>Figure A4. (a) A linearized high frequency MOS amplifier; (b), (c), (d), and (e) the graph representation of the sub-circuits of the amplifier.</title>
     </caption>
     <graphic mimetype="image" position="float" xlink:type="simple" xlink:href="https://html.scirp.org/file/7405389-rId95.jpeg?20250411031919" />
    </fig>
    <p>In another example, we assume a MOS amplifier for high frequencies. <xref ref-type="fig" rid="figA4(a)">
      Figure A4(a)
     </xref> shows the linearized equivalent circuit of the amplifier with component values: R<sub>1</sub> = 5 KOhms, R<sub>2</sub> = 10 KOhms, C<sub>1</sub> = 10 pF, C<sub>2</sub> = 1 pF, and g<sub>1</sub> = 2 mA/V. The purpose is to get the voltage gain A<sub>v</sub> = V<sub>o</sub>/V<sub>i</sub> in s-expanded format through the topological formula by using STP methodology. <xref ref-type="fig" rid="figA4(b)">
      Figure A4(b)
     </xref> is the graphic representation of the amplifier with nullors replacing the dependent source as well as the I/O ports. Notice that the I/O port is of e (VIVO) type with the coefficient e<sub>2</sub> = 1. Because of the two nullors we need to have four sub-circuits with the graphs given in <xref ref-type="fig" rid="figFigures A4(b)-(e)">
      Figures A4(b)-(e)
     </xref>. Two graphs, (c) and (d) are to find the determinant and the other two are for getting the specific cofactor. Let us assume that T<sub>c</sub>, T<sub>d</sub>, T<sub>e</sub>, and T<sub>b</sub> denote the STPs associated with the graphs of <xref ref-type="fig" rid="figFigures A4(c)-(e)">
      Figures A4(c)-(e)
     </xref>, and (b) respectively. The we find</p>
    <p>
     <math display="inline" xmlns="http://www.w3.org/1998/Math/MathML"> <mrow> 
       <msub> 
        <mi>
          T 
        </mi> 
        <mi>
          c 
        </mi> 
       </msub> 
       <mo>
         = 
       </mo> 
       <mn>
         5 
       </mn> 
       <mo>
         ∗ 
       </mo> 
       <msup> 
        <mrow> 
         <mn>
           10 
         </mn> 
        </mrow> 
        <mrow> 
         <mo>
           − 
         </mo> 
         <mn>
           16 
         </mn> 
        </mrow> 
       </msup> 
       <mo>
         ∗ 
       </mo> 
       <msup> 
        <mi>
          s 
        </mi> 
        <mn>
          2 
        </mn> 
       </msup> 
       <mo>
         + 
       </mo> 
       <mn>
         65 
       </mn> 
       <mo>
         ∗ 
       </mo> 
       <msup> 
        <mrow> 
         <mn>
           10 
         </mn> 
        </mrow> 
        <mrow> 
         <mo>
           − 
         </mo> 
         <mn>
           9 
         </mn> 
        </mrow> 
       </msup> 
       <mo>
         ∗ 
       </mo> 
       <mi>
         s 
       </mi> 
       <mo>
         + 
       </mo> 
       <mn>
         1 
       </mn> 
      </mrow> 
     </math> (2A)</p>
    <p>
     <math xmlns="http://www.w3.org/1998/Math/MathML"> <mrow> 
       <msub> 
        <mi>
          T 
        </mi> 
        <mi>
          d 
        </mi> 
       </msub> 
       <mo>
         = 
       </mo> 
       <mn>
         5 
       </mn> 
       <mo>
         ∗ 
       </mo> 
       <msup> 
        <mrow> 
         <mn>
           10 
         </mn> 
        </mrow> 
        <mrow> 
         <mo>
           − 
         </mo> 
         <mn>
           8 
         </mn> 
        </mrow> 
       </msup> 
       <mo>
         ∗ 
       </mo> 
       <msub> 
        <mi>
          g 
        </mi> 
        <mn>
          1 
        </mn> 
       </msub> 
       <mo>
         ∗ 
       </mo> 
       <mi>
         s 
       </mi> 
      </mrow> 
     </math> (3A)</p>
    <p>
     <math xmlns="http://www.w3.org/1998/Math/MathML"> <mrow> 
       <msub> 
        <mi>
          T 
        </mi> 
        <mi>
          e 
        </mi> 
       </msub> 
       <mo>
         = 
       </mo> 
       <msup> 
        <mrow> 
         <mn>
           10 
         </mn> 
        </mrow> 
        <mrow> 
         <mo>
           − 
         </mo> 
         <mn>
           8 
         </mn> 
        </mrow> 
       </msup> 
       <mo>
         ∗ 
       </mo> 
       <mi>
         s 
       </mi> 
      </mrow> 
     </math> (4A)</p>
    <p>
     <math xmlns="http://www.w3.org/1998/Math/MathML"> <mrow> 
       <msub> 
        <mi>
          T 
        </mi> 
        <mi>
          b 
        </mi> 
       </msub> 
       <mo>
         = 
       </mo> 
       <mo>
         − 
       </mo> 
       <mn>
         10 
       </mn> 
       <mo>
         ∗ 
       </mo> 
       <msub> 
        <mi>
          g 
        </mi> 
        <mn>
          1 
        </mn> 
       </msub> 
      </mrow> 
     </math> (5A)</p>
    <p>The desire transfer function (gain) is then found as.</p>
    <p>
     <math xmlns="http://www.w3.org/1998/Math/MathML"> <mrow> 
       <msub> 
        <mi>
          A 
        </mi> 
        <mi>
          v 
        </mi> 
       </msub> 
       <mo>
         = 
       </mo> 
       <mfrac> 
        <mrow> 
         <msub> 
          <mi>
            V 
          </mi> 
          <mi>
            o 
          </mi> 
         </msub> 
        </mrow> 
        <mrow> 
         <msub> 
          <mi>
            V 
          </mi> 
          <mi>
            i 
          </mi> 
         </msub> 
        </mrow> 
       </mfrac> 
       <mo>
         = 
       </mo> 
       <mfrac> 
        <mrow> 
         <msub> 
          <mi>
            T 
          </mi> 
          <mi>
            e 
          </mi> 
         </msub> 
         <mo>
           + 
         </mo> 
         <msub> 
          <mi>
            T 
          </mi> 
          <mi>
            b 
          </mi> 
         </msub> 
        </mrow> 
        <mrow> 
         <msub> 
          <mi>
            T 
          </mi> 
          <mi>
            c 
          </mi> 
         </msub> 
         <mo>
           + 
         </mo> 
         <msub> 
          <mi>
            T 
          </mi> 
          <mi>
            d 
          </mi> 
         </msub> 
        </mrow> 
       </mfrac> 
       <mo>
         = 
       </mo> 
       <mfrac> 
        <mrow> 
         <msup> 
          <mrow> 
           <mn>
             10 
           </mn> 
          </mrow> 
          <mrow> 
           <mo>
             − 
           </mo> 
           <mn>
             8 
           </mn> 
          </mrow> 
         </msup> 
         <mo>
           ∗ 
         </mo> 
         <mi>
           s 
         </mi> 
         <mo>
           − 
         </mo> 
         <mn>
           10 
         </mn> 
         <mo>
           ∗ 
         </mo> 
         <msub> 
          <mi>
            g 
          </mi> 
          <mn>
            1 
          </mn> 
         </msub> 
        </mrow> 
        <mrow> 
         <mn>
           5 
         </mn> 
         <mo>
           ∗ 
         </mo> 
         <msup> 
          <mrow> 
           <mn>
             10 
           </mn> 
          </mrow> 
          <mrow> 
           <mo>
             − 
           </mo> 
           <mn>
             16 
           </mn> 
          </mrow> 
         </msup> 
         <mo>
           ∗ 
         </mo> 
         <msup> 
          <mi>
            s 
          </mi> 
          <mn>
            2 
          </mn> 
         </msup> 
         <mo>
           + 
         </mo> 
         <mn>
           65 
         </mn> 
         <mo>
           ∗ 
         </mo> 
         <msup> 
          <mrow> 
           <mn>
             10 
           </mn> 
          </mrow> 
          <mrow> 
           <mo>
             − 
           </mo> 
           <mn>
             9 
           </mn> 
          </mrow> 
         </msup> 
         <mo>
           ∗ 
         </mo> 
         <mi>
           s 
         </mi> 
         <mo>
           + 
         </mo> 
         <mn>
           1 
         </mn> 
         <mo>
           + 
         </mo> 
         <mn>
           5 
         </mn> 
         <mo>
           ∗ 
         </mo> 
         <msup> 
          <mrow> 
           <mn>
             10 
           </mn> 
          </mrow> 
          <mrow> 
           <mo>
             − 
           </mo> 
           <mn>
             8 
           </mn> 
          </mrow> 
         </msup> 
         <mo>
           ∗ 
         </mo> 
         <msub> 
          <mi>
            g 
          </mi> 
          <mn>
            1 
          </mn> 
         </msub> 
         <mo>
           ∗ 
         </mo> 
         <mi>
           s 
         </mi> 
        </mrow> 
       </mfrac> 
      </mrow> 
     </math></p>
    <p>
     <math xmlns="http://www.w3.org/1998/Math/MathML"> <mrow> 
       <msub> 
        <mi>
          A 
        </mi> 
        <mi>
          v 
        </mi> 
       </msub> 
       <mo>
         = 
       </mo> 
       <mfrac> 
        <mrow> 
         <msub> 
          <mi>
            T 
          </mi> 
          <mi>
            e 
          </mi> 
         </msub> 
         <mo>
           + 
         </mo> 
         <msub> 
          <mi>
            T 
          </mi> 
          <mi>
            b 
          </mi> 
         </msub> 
        </mrow> 
        <mrow> 
         <msub> 
          <mi>
            T 
          </mi> 
          <mi>
            c 
          </mi> 
         </msub> 
         <mo>
           + 
         </mo> 
         <msub> 
          <mi>
            T 
          </mi> 
          <mi>
            d 
          </mi> 
         </msub> 
        </mrow> 
       </mfrac> 
       <mo>
         = 
       </mo> 
       <mfrac> 
        <mrow> 
         <msup> 
          <mrow> 
           <mn>
             10 
           </mn> 
          </mrow> 
          <mrow> 
           <mo>
             − 
           </mo> 
           <mn>
             8 
           </mn> 
          </mrow> 
         </msup> 
         <mo>
           ∗ 
         </mo> 
         <mi>
           s 
         </mi> 
         <mo>
           − 
         </mo> 
         <mn>
           20 
         </mn> 
        </mrow> 
        <mrow> 
         <mn>
           5 
         </mn> 
         <mo>
           ∗ 
         </mo> 
         <msup> 
          <mrow> 
           <mn>
             10 
           </mn> 
          </mrow> 
          <mrow> 
           <mo>
             − 
           </mo> 
           <mn>
             16 
           </mn> 
          </mrow> 
         </msup> 
         <mo>
           ∗ 
         </mo> 
         <msup> 
          <mi>
            s 
          </mi> 
          <mn>
            2 
          </mn> 
         </msup> 
         <mo>
           + 
         </mo> 
         <mn>
           165 
         </mn> 
         <mo>
           ∗ 
         </mo> 
         <msup> 
          <mrow> 
           <mn>
             10 
           </mn> 
          </mrow> 
          <mrow> 
           <mo>
             − 
           </mo> 
           <mn>
             9 
           </mn> 
          </mrow> 
         </msup> 
         <mo>
           ∗ 
         </mo> 
         <mi>
           s 
         </mi> 
         <mo>
           + 
         </mo> 
         <mn>
           1 
         </mn> 
        </mrow> 
       </mfrac> 
      </mrow> 
     </math> (6A)</p>
    <p>Note that for low frequency we get the expected value</p>
    <p>
     <math display="inline" xmlns="http://www.w3.org/1998/Math/MathML"> <mrow> 
       <msub> 
        <mi>
          A 
        </mi> 
        <mi>
          v 
        </mi> 
       </msub> 
       <mo>
         = 
       </mo> 
       <mo>
         − 
       </mo> 
       <msub> 
        <mi>
          R 
        </mi> 
        <mn>
          2 
        </mn> 
       </msub> 
       <mo>
         ∗ 
       </mo> 
       <msub> 
        <mi>
          g 
        </mi> 
        <mn>
          1 
        </mn> 
       </msub> 
       <mo>
         = 
       </mo> 
       <mo>
         − 
       </mo> 
       <mn>
         20 
       </mn> 
       <mtext>
           
       </mtext> 
       <mrow> 
        <mtext>
          V 
        </mtext> 
        <mo>
          / 
        </mo> 
        <mtext>
          V 
        </mtext> 
       </mrow> 
      </mrow> 
     </math>. (7A)</p>
   </sec>
  </sec><sec id="s10">
   <title>Appendix B</title>
   <sec id="s10_1">
    <title>Admittance Method for Nullor Circuits</title>
    <p>
     <xref ref-type="bibr" rid="scirp.141901-"></xref>Our objective here is to compute the STP of a nullor circuit N<sub>n</sub>. To do this, we need to go through three steps. The first is to generate q = 2<sup>n</sup> sub-circuits from the main circuit, where n is the number of the circuit nullors (active devices and I/O ports). Each sub-circuit N<sub>k</sub> consists of all passive components plus a certain and exclusive number of nullors, including none. The remaining nullors in N<sub>k</sub> are removed. In the second step we apply, the newly developed Admittance Method (AM) <xref ref-type="bibr" rid="scirp.141901-12">
      [12]
     </xref> on the passive components of N<sub>k</sub> until we reach to a final 2-terminal component with its admittance y<sub>p</sub> = n<sub>p</sub>/d<sub>p</sub>, where n<sub>p</sub> = T<sub>p</sub> representing the determinant of the passive sub-circuit N<sub>k</sub>. Consequently, N<sub>k</sub> is reached to an all-nullor circuit N<sub>a</sub>, and the final step is to find the STP of N<sub>a</sub>, T<sub>a</sub>. The determinant of the sub-circuit is then computed as T<sub>k</sub> = p<sub>k</sub>*T<sub>p</sub> *T<sub>a</sub>, where p<sub>k</sub> is the coefficient-multiplier (later explained). It is important to note that T<sub>p</sub> provides the magnitude of T<sub>k</sub> whereas T<sub>a</sub> makes its sign. This is stated in Theorem 1B. Therefore, to find T<sub>k</sub> we need to get both T<sub>a</sub> and T<sub>p</sub> for each sub-circuit, and the final determinant, or cofactor, will be the addition of a certain number of T<sub>k</sub> STPs obtained from q sub-circuits. So, for each T<sub>k</sub> we need to calculate the corresponding p<sub>k</sub>, T<sub>p</sub> and T<sub>a</sub>.</p>
    <p>B1) Determinant of an all nullor circuit, T<sub>a</sub></p>
    <p>Theorem 1B The STP of an all-nullor circuit T<sub>a</sub> is either 0, 1, or −1.</p>
    <p>Proof This is because the magnitude of each nullor in the all-nullor circuit is 1, resulting in |T<sub>a</sub>| = 1 or 0.</p>
    <p>Theorem 2B The magnitude |T<sub>a</sub>| = 1 if and only if the nullator and the norator networks each form a single tree with no loop. Otherwise, T<sub>a</sub> = 0.</p>
    <p>Proof First, each element in the nullator or norator network, representing a controlled or controlling (or an I/O port) element in N<sub>k</sub>, must be present in every tree of the STP. Hence, no loop in either nullator or norator network is permissible. Hence, it must be a single tree.</p>
    <p>Corollary 1B An all-nullor circuit N<sub>a</sub> has a non-zero STP only if 1) the total number of its nodes is equal to the total number of nullors plus one, and 2) any node is incident to at least one nullator and one norator.</p>
    <p>We now need to find the sign of an all-nullor circuit, T<sub>a</sub>.</p>
    <p>Given an all-nullor circuit N<sub>a</sub>, first separate the nullator and norator networks from each other and begin eliminating nullors one by one starting from a 3-terminals<sup>3</sup>. In case the two arrows in the paring nullator and norator are toward or away from the common node the sign is positive, otherwise it is negative. Next, short-circuit the nullor elements with the common node removed, and then move to the next nullor until all are done. This results in T<sub>a</sub>.</p>
    <p>For proof, notice that each time we short circuit a nullor, depending on the direction, whether we change the sign of T<sub>a</sub> or not. Therefore, the sign of T<sub>a</sub> (and T<sub>k</sub>) depends on the number of changes we have made in removing all nullors. The operation to find T<sub>a</sub> is denoted by z.</p>
    <p>
     <xref ref-type="bibr" rid="scirp.141901-"></xref>B2) Determinant of the passive portion of a nullor circuit, T<sub>p</sub></p>
    <p>
     <xref ref-type="bibr" rid="scirp.141901-"></xref>A full description of the AM procedure for removing the entire passive elements in an active circuit is given in <xref ref-type="bibr" rid="scirp.141901-12">
      [12]
     </xref>. Briefly, the AM procedure uses two basic operations: a) parallel and series operations, and b) partition operation <xref ref-type="bibr" rid="scirp.141901-11">
      [11]
     </xref> <xref ref-type="bibr" rid="scirp.141901-12">
      [12]
     </xref>. An effective way to do the basic operations is to write admittances in ratios, just like a transfer function. For example, the admittance of a 2-terminal component e<sub>i</sub> is given by y<sub>i</sub> = n<sub>i</sub>/d<sub>i</sub>, with n<sub>i</sub> = y<sub>i</sub> and d<sub>i</sub> = 1. If the element is indicated by its impedance, then z<sub>i</sub> = d<sub>i</sub>/n<sub>i</sub>.</p>
    <p>Parallel and Series Two passive components e<sub>i</sub> and e<sub>j</sub> with admittances y<sub>i</sub> = n<sub>i</sub>/d<sub>i</sub> and y<sub>j</sub> = n<sub>j</sub>/d<sub>j</sub> that are in parallel can be replace with a component e<sub>k</sub> with admittance y<sub>k</sub> given in (1B). Likewise, the two passive components e<sub>i</sub> and e<sub>j</sub> in series can be replaced with e<sub>s</sub> given in (2B). An exhaustive sequence of parallel/series (P/S) operations results in a P/S free circuit.</p>
    <p>
     <math xmlns="http://www.w3.org/1998/Math/MathML"> <mrow> 
       <msub> 
        <mi>
          y 
        </mi> 
        <mi>
          p 
        </mi> 
       </msub> 
       <mo>
         = 
       </mo> 
       <mfrac> 
        <mrow> 
         <msub> 
          <mi>
            n 
          </mi> 
          <mi>
            i 
          </mi> 
         </msub> 
         <msub> 
          <mi>
            d 
          </mi> 
          <mi>
            j 
          </mi> 
         </msub> 
         <mo>
           + 
         </mo> 
         <msub> 
          <mi>
            n 
          </mi> 
          <mi>
            j 
          </mi> 
         </msub> 
         <msub> 
          <mi>
            d 
          </mi> 
          <mi>
            i 
          </mi> 
         </msub> 
        </mrow> 
        <mrow> 
         <msub> 
          <mi>
            d 
          </mi> 
          <mi>
            i 
          </mi> 
         </msub> 
         <msub> 
          <mi>
            d 
          </mi> 
          <mi>
            j 
          </mi> 
         </msub> 
        </mrow> 
       </mfrac> 
       <mo>
         = 
       </mo> 
       <mfrac> 
        <mrow> 
         <msub> 
          <mi>
            n 
          </mi> 
          <mi>
            i 
          </mi> 
         </msub> 
         <msub> 
          <mi>
            d 
          </mi> 
          <mi>
            j 
          </mi> 
         </msub> 
        </mrow> 
        <mrow> 
         <msub> 
          <mi>
            d 
          </mi> 
          <mi>
            i 
          </mi> 
         </msub> 
         <msub> 
          <mi>
            d 
          </mi> 
          <mi>
            j 
          </mi> 
         </msub> 
        </mrow> 
       </mfrac> 
       <mo>
         + 
       </mo> 
       <mfrac> 
        <mrow> 
         <msub> 
          <mi>
            n 
          </mi> 
          <mi>
            j 
          </mi> 
         </msub> 
         <msub> 
          <mi>
            d 
          </mi> 
          <mi>
            i 
          </mi> 
         </msub> 
        </mrow> 
        <mrow> 
         <msub> 
          <mi>
            d 
          </mi> 
          <mi>
            i 
          </mi> 
         </msub> 
         <msub> 
          <mi>
            d 
          </mi> 
          <mi>
            j 
          </mi> 
         </msub> 
        </mrow> 
       </mfrac> 
      </mrow> 
     </math>.(1B)</p>
    <p>
     <math xmlns="http://www.w3.org/1998/Math/MathML"> <mrow> 
       <msub> 
        <mi>
          y 
        </mi> 
        <mi>
          s 
        </mi> 
       </msub> 
       <mo>
         = 
       </mo> 
       <mfrac> 
        <mrow> 
         <msub> 
          <mi>
            n 
          </mi> 
          <mi>
            i 
          </mi> 
         </msub> 
         <msub> 
          <mi>
            n 
          </mi> 
          <mi>
            j 
          </mi> 
         </msub> 
        </mrow> 
        <mrow> 
         <msub> 
          <mi>
            n 
          </mi> 
          <mi>
            i 
          </mi> 
         </msub> 
         <msub> 
          <mi>
            d 
          </mi> 
          <mi>
            j 
          </mi> 
         </msub> 
         <mo>
           + 
         </mo> 
         <msub> 
          <mi>
            n 
          </mi> 
          <mi>
            j 
          </mi> 
         </msub> 
         <msub> 
          <mi>
            d 
          </mi> 
          <mi>
            i 
          </mi> 
         </msub> 
        </mrow> 
       </mfrac> 
      </mrow> 
     </math>.(2B)</p>
    <p>Parallel and Series operations between two passive components are denoted by x.</p>
    <p>Partition Given a circuit N, a partitioned circuit N{A; B} is obtained from N by removing elements A and short circuiting elements B, and T{A; B} refers to the determinant of the NAM (or STP) of N{A; B}. Now, consider circuit N with its STP as T. If e<sub>i</sub> is an element in N with y<sub>i</sub> = n<sub>i</sub>/d<sub>i</sub>, then by applying the partition procedure we can write</p>
    <p>
     <xref ref-type="bibr" rid="scirp.141901-"></xref> 
     <math xmlns="http://www.w3.org/1998/Math/MathML"> <mrow> 
       <mi>
         T 
       </mi> 
       <mo>
         = 
       </mo> 
       <msub> 
        <mi>
          n 
        </mi> 
        <mi>
          i 
        </mi> 
       </msub> 
       <mi>
         T 
       </mi> 
       <mrow> 
        <mo>
          { 
        </mo> 
        <mrow> 
         <mn>
           0 
         </mn> 
         <mo>
           ; 
         </mo> 
         <msub> 
          <mi>
            e 
          </mi> 
          <mi>
            i 
          </mi> 
         </msub> 
        </mrow> 
        <mo>
          } 
        </mo> 
       </mrow> 
       <mo>
         + 
       </mo> 
       <msub> 
        <mi>
          d 
        </mi> 
        <mi>
          i 
        </mi> 
       </msub> 
       <mi>
         T 
       </mi> 
       <mrow> 
        <mo>
          { 
        </mo> 
        <mrow> 
         <msub> 
          <mi>
            e 
          </mi> 
          <mi>
            i 
          </mi> 
         </msub> 
         <mo>
           ; 
         </mo> 
         <mn>
           0 
         </mn> 
        </mrow> 
        <mo>
          } 
        </mo> 
       </mrow> 
      </mrow> 
     </math>(3B)</p>
    <p>This partitions N into two sec-circuits<sup>4</sup> N{0; e<sub>i</sub>} and N{e<sub>i</sub>; 0}.</p>
    <p>Parallel and Series operations between a passive and a nullor element.</p>
    <p>This kind of P/S operation is slightly different from the passive-passive one and is denoted by y. If only one nullor i is involved in the operation it is denoted by y<sub>i</sub>.</p>
    <p>Theorem 3B Parallel/Series operations with nullors If a passive element e<sub>i</sub>, with admittances y<sub>i</sub> = n<sub>i</sub>/d<sub>i</sub>, is parallel with a nullor element (a nullator or a norator), e<sub>i</sub> is removed and d<sub>i</sub> is preserved. Likewise, if a passive element e<sub>i</sub> is in series with a nullor element, e<sub>i</sub> is short-circuited and n<sub>i</sub> is preserved. Note that, the preserved values, such as d<sub>i</sub> and n<sub>i</sub>, are multiplied with the coefficient-multiplier p<sub>k</sub>.</p>
    <p>Proof Suppose the determinant of the circuit is T. Then, if e<sub>i</sub> is in parallel with a nullor element we get T = n<sub>i</sub>T{e<sub>i</sub>; 0}, according to (3B). This is because short circuiting e<sub>i</sub> creates a nullator or norator self-loop. The same argument applies to e<sub>i</sub> if it is in series with a nullor element.</p>
    <p>B3) Determining the coefficient-multiplier p<sub>k</sub>, and the passive STP T<sub>p</sub></p>
    <p>Before we start, we must remember that here when we refer to a circuit, we mean a sub-circuit. The coefficient-multiplier p<sub>k</sub> is partially obtained by multiplying all n<sub>i</sub>, from all those passive elements in series, and all d<sub>i</sub>, from all those passives elements in parallel with nullors. Another component of p<sub>k</sub> comes from the active (controlled sources) coefficients. For example, if a sub-circuit has two VCCSs, g<sub>1</sub> and g<sub>2</sub>, then g<sub>1</sub>g<sub>2</sub> is multiplied by p<sub>k</sub>.</p>
    <p>To find T<sub>p</sub>, we first apply a set of P/S operations on N<sub>k</sub> to make it P/S free. In case N<sub>k</sub> is reduced to a 2-terminal passive component, e<sub>p</sub> with admittance y<sub>p</sub> = n<sub>p</sub>/d<sub>p</sub>, then T<sub>p</sub> = n<sub>p</sub>, and we are done. However, if N<sub>n</sub> is not reduced to a 2-terminal passive component, we need to use the partition operation and generate sec-circuits. To do this, we find a node m<sub>i</sub> that has the lowest degree (counting both passive and nullor elements). We then remove enough passive elements from m<sub>i</sub> to make it a series node (either passive-passive or passive-nullor) and start a new set of P/S operations. If we have not reached a final 2-terminal element, we move to another node and do the same. We continue the procedure until we reach to a single passive element e<sub>p</sub> with its admittance y<sub>p</sub> = n<sub>p</sub>/d<sub>p</sub>, where n<sub>p</sub> = T<sub>p</sub>. This T<sub>p</sub> is only the determinant of the passive sec-circuit, and we need to repeat the process for all removed passive elements. By multiple use of (3B) and combining T<sub>p</sub> for all sec-circuits we come up with T<sub>p</sub> for a designated sub-circuit, N<sub>k</sub>. Therefore, the determinant of the sub-circuit resulted as T<sub>k</sub> = p<sub>k</sub>* T<sub>p</sub> *T<sub>a</sub>. Then by repeating the same procedure for all q = 2<sup>n</sup> sub-circuits we come up with q building blocks to calculate the determinant and the cofactors we need for the transfer functions.</p>
    <p>Specifically, let us assume that we need to obtain a circuit determinant T and a cofactor T<sub>21</sub>, associated with a pair of I/O ports, which is represented by a nullor p. To get both T and T<sub>21</sub> all we need to do is to partition the q number of sub-circuits into two groups: the first group, from 1 to q/2, of the sub-circuits that do not include the nullor p, and the second group from q/2 + 1 to q, of the sub-circuits that include the nullor p. Equations (4B) and (5B) explain the procedure.</p>
    <p>
     <math xmlns="http://www.w3.org/1998/Math/MathML"> <mrow> 
       <mi>
         T 
       </mi> 
       <mo>
         = 
       </mo> 
       <mstyle displaystyle="true"> 
        <msubsup> 
         <mo>
           ∑ 
         </mo> 
         <mrow> 
          <mi>
            i 
          </mi> 
          <mo>
            = 
          </mo> 
          <mn>
            1 
          </mn> 
         </mrow> 
         <mrow> 
          <mrow> 
           <mi>
             q 
           </mi> 
           <mo>
             / 
           </mo> 
           <mn>
             2 
           </mn> 
          </mrow> 
         </mrow> 
        </msubsup> 
        <mrow> 
         <msub> 
          <mi>
            p 
          </mi> 
          <mi>
            i 
          </mi> 
         </msub> 
         <msub> 
          <mi>
            T 
          </mi> 
          <mrow> 
           <mi>
             p 
           </mi> 
           <mi>
             i 
           </mi> 
          </mrow> 
         </msub> 
         <msub> 
          <mi>
            T 
          </mi> 
          <mrow> 
           <mi>
             a 
           </mi> 
           <mi>
             i 
           </mi> 
          </mrow> 
         </msub> 
        </mrow> 
       </mstyle> 
      </mrow> 
     </math>(4B)</p>
    <p>
     <math xmlns="http://www.w3.org/1998/Math/MathML"> <mrow> 
       <msub> 
        <mi>
          T 
        </mi> 
        <mrow> 
         <mn>
           21 
         </mn> 
        </mrow> 
       </msub> 
       <mo>
         = 
       </mo> 
       <mstyle displaystyle="true"> 
        <msubsup> 
         <mo>
           ∑ 
         </mo> 
         <mrow> 
          <mi>
            i 
          </mi> 
          <mo>
            = 
          </mo> 
          <mfrac> 
           <mi>
             q 
           </mi> 
           <mn>
             2 
           </mn> 
          </mfrac> 
          <mo>
            + 
          </mo> 
          <mn>
            1 
          </mn> 
         </mrow> 
         <mi>
           q 
         </mi> 
        </msubsup> 
        <mrow> 
         <msub> 
          <mi>
            p 
          </mi> 
          <mi>
            i 
          </mi> 
         </msub> 
         <msub> 
          <mi>
            T 
          </mi> 
          <mrow> 
           <mi>
             p 
           </mi> 
           <mi>
             i 
           </mi> 
          </mrow> 
         </msub> 
         <msub> 
          <mi>
            T 
          </mi> 
          <mrow> 
           <mi>
             a 
           </mi> 
           <mi>
             i 
           </mi> 
          </mrow> 
         </msub> 
        </mrow> 
       </mstyle> 
      </mrow> 
     </math>(5B)</p>
    <p>Finally, the transfer function is given in (6B).</p>
    <p>
     <math xmlns="http://www.w3.org/1998/Math/MathML"> <mrow> 
       <mi>
         F 
       </mi> 
       <mo>
         = 
       </mo> 
       <mrow> 
        <mrow> 
         <msub> 
          <mi>
            T 
          </mi> 
          <mrow> 
           <mn>
             21 
           </mn> 
          </mrow> 
         </msub> 
        </mrow> 
        <mo>
          / 
        </mo> 
        <mi>
          T 
        </mi> 
       </mrow> 
      </mrow> 
     </math>(6B)</p>
    <p>This concludes Appendix B.</p>
   </sec>
  </sec><sec id="s11">
   <title>NOTES</title>
   <p><sup>1</sup>One plot is slightly shifted for clarity purposes.</p>
   <p><sup>2</sup>For brevity, the AM method is not discussed here. A full description of the method can be found in <xref ref-type="bibr" rid="scirp.141901-11">
     [11]
    </xref>.</p>
   <p><sup>3</sup>In practice, when the passive circuit is eliminated most 4-terminal nullors become 3-terminals. Also removing 3-terminals may change some 4-terminals to 3-terminals.</p>
   <p><sup>4</sup>Each time we use partition operation removing or short circuiting an element in a sub-circuit we are creating a new sec-circuit.</p>
  </sec>
 </body><back>
  <ref-list>
   <title>References</title>
   <ref id="scirp.141901-ref1">
    <label>1</label>
    <mixed-citation publication-type="other" xlink:type="simple">
     Pavan, S. and Temes, G.C. (2023) Reciprocity and Inter-Reciprocity: A Tutorial—Part II: Linear Periodically Time-Varying Networks. IEEE Transactions on Circuits and Systems I: Regular Papers, 70, 3422-3435. &gt;https://doi.org/10.1109/tcsi.2023.3294298 
    </mixed-citation>
   </ref>
   <ref id="scirp.141901-ref2">
    <label>2</label>
    <mixed-citation publication-type="other" xlink:type="simple">
     McIsaac, P.R. (1979) A General Reciprocity Theorem. IEEE Transactions on Microwave Theory and Techniques, 27, 340-342. &gt;https://doi.org/10.1109/tmtt.1979.1129626 
    </mixed-citation>
   </ref>
   <ref id="scirp.141901-ref3">
    <label>3</label>
    <mixed-citation publication-type="other" xlink:type="simple">
     Beck, M. and Sanyal, R. (2018) Combinatorial Reciprocity Theorems. American Mathematical Society. &gt;https://doi.org/10.1090/gsm/195 
    </mixed-citation>
   </ref>
   <ref id="scirp.141901-ref4">
    <label>4</label>
    <mixed-citation publication-type="other" xlink:type="simple">
     Misiakos, K. and Lindholm, F.A. (1985) Generalized Reciprocity Theorem for Semiconductor Devices. Journal of Applied Physics, 58, 4743-4744. &gt;https://doi.org/10.1063/1.336226 
    </mixed-citation>
   </ref>
   <ref id="scirp.141901-ref5">
    <label>5</label>
    <mixed-citation publication-type="other" xlink:type="simple">
     Pederson, D.O. (1966) Introduction to Electronic Systems, Circuits, and Devices. McGraw-Hill.
    </mixed-citation>
   </ref>
   <ref id="scirp.141901-ref6">
    <label>6</label>
    <mixed-citation publication-type="other" xlink:type="simple">
     Bordewijk, J.L. (1957) Inter-Reciprocity Applied to Electrical Networks. Applied Scientific Research, 6, 1-74. &gt;https://doi.org/10.1007/bf02410413 
    </mixed-citation>
   </ref>
   <ref id="scirp.141901-ref7">
    <label>7</label>
    <mixed-citation publication-type="other" xlink:type="simple">
     Bhattacharyya, B. and Swamy, M. (1971) Network Transposition and Its Application in Synthesis. IEEE Transactions on Circuit Theory, 18, 394-397. &gt;https://doi.org/10.1109/tct.1971.1083285 
    </mixed-citation>
   </ref>
   <ref id="scirp.141901-ref8">
    <label>8</label>
    <mixed-citation publication-type="other" xlink:type="simple">
     Swamy, M.N.S., Bhushan, C. and Bhattacharyya, B.B. (1976) Generalized Dual Transposition and Its Applications. Journal of the Franklin Institute, 301, 465-476. &gt;https://doi.org/10.1016/0016-0032(76)90114-9 
    </mixed-citation>
   </ref>
   <ref id="scirp.141901-ref9">
    <label>9</label>
    <mixed-citation publication-type="other" xlink:type="simple">
     Iri, M. and Recski, A. (1980) What Does Duality Really Mean? International Journal of Circuit Theory and Applications, 8, 317-324. &gt;https://doi.org/10.1002/cta.4490080311 
    </mixed-citation>
   </ref>
   <ref id="scirp.141901-ref10">
    <label>10</label>
    <mixed-citation publication-type="other" xlink:type="simple">
     Filaretov, V. and Gorshkov, K. (2020) Efficient Generation of Compact Symbolic Network Functions in a Nested Rational Form. International Journal of Circuit Theory and Applications, 48, 1032-1056. &gt;https://doi.org/10.1002/cta.2789 
    </mixed-citation>
   </ref>
   <ref id="scirp.141901-ref11">
    <label>11</label>
    <mixed-citation publication-type="other" xlink:type="simple">
     Hashemian, R. (2021). Application of Nullors in Symbolic Single Port Transfer Functions Using Admittance Method. 2021 IEEE International Symposium on Circuits and Systems (ISCAS), Daegu, 22-28 May 2021, 1-5. &gt;https://doi.org/10.1109/iscas51556.2021.9401272 
    </mixed-citation>
   </ref>
   <ref id="scirp.141901-ref12">
    <label>12</label>
    <mixed-citation publication-type="other" xlink:type="simple">
     Hashemian, R. (2022) A Comprehensive and Unified Procedure for Symbolic Analysis of Analog Circuits. IEEE Transactions on Circuits and Systems I: Regular Papers, 69, 2819-2831. &gt;https://doi.org/10.1109/tcsi.2022.3165152 
    </mixed-citation>
   </ref>
   <ref id="scirp.141901-ref13">
    <label>13</label>
    <mixed-citation publication-type="other" xlink:type="simple">
     Hashemian, R. (2024) Extended “A Comprehensive and Unified Procedure for Symbolic Analysis of Analog Circuits”. IEEE Transactions on Circuits and Systems II: Express Briefs, 71, 503-507. &gt;https://doi.org/10.1109/tcsii.2022.3210235 
    </mixed-citation>
   </ref>
   <ref id="scirp.141901-ref14">
    <label>14</label>
    <mixed-citation publication-type="other" xlink:type="simple">
     Tlelo-Cuautle, E., Sánchez-López, C. and Moro-Frías, D. (2010) Symbolic Analysis of (MO)(I)CCI(II)(III)-Based Analog Circuits. International Journal of Circuit Theory and Applications, 38, 649-659. &gt;https://doi.org/10.1002/cta.582
    </mixed-citation>
   </ref>
  </ref-list>
 </back>
</article>