Article citationsMore>>

S. Bhanja and N. Ranganathan, “Switching Activity Estimation of VLSI Circuits Using Bayesian Networks” IEEE Transactions on VLSI Systems, Vol. 11, No. 4, 2003, pp. 558-567. doi:10.1109/TVLSI.2003.816144

has been cited by the following article:

• TITLE: Logic Picture-Based Dynamic Power Estimation for Unit Gate-Delay Model CMOS Circuits

  AUTHORS: Omnia S. Ahmed, Mohamed F. Abu-Elyazeed, Mohamed B. Abdelhalim, Hassanein H. Amer, Ahmed H. Madian

  KEYWORDS: Dynamic Power Estimation; Logic Pictures; CMOS Digital Logic Circuits; Toggle Rate; Unit-Delay Model

  JOURNAL NAME: Circuits and Systems, Vol.4 No.3, June 27, 2013

  ABSTRACT: In this research, a fast methodology to calculate the exact value of the average dynamic power consumption for CMOS combinational logic circuits is developed. The delay model used is the unit-delay model where all gates have the same propagation delay. The main advantages of this method over other techniques are its accuracy, as it is deterministic and it requires less computational effort compared to exhaustive simulation approaches. The methodology uses the Logic Pictures concept for obtaining the nodes’ toggle rates. The proposed method is applied to well-known circuits and the results are compared to exhaustive simulation and Monte Carlosimulation methods.