Article citationsMore>>

Kaeslin, H. (2008). Chapter 8: Gate- and transistor-level design. In The digital integrated circuit design: From VLSI architectures to CMOS fabrication (pp. 386-458). Cambridge: Cambridge University Press.

has been cited by the following article:

SCIRP Newsletter
Copyright © 2006-2026 Scientific Research Publishing Inc. All Rights Reserved.
Top