Fey, C. F., & Paraskevopoulos, D. E. (1989). Studies in VLSI technology economics. IV: Models for gate array design productivity. IEEE Journal of Solid-State Circuits, 24, 1085-1091.
has been cited by the following article:
TITLE: Undergraduate Curriculum Development for Digital Integrated Circuit Design
AUTHORS: Xin Chen
KEYWORDS: Digital Integrated Circuit; Design Abstraction Level; Transistor Level; Gate Level; Hardware Description Language
JOURNAL NAME: Creative Education, Vol.3 No.6A, October 25, 2012
ABSTRACT: This article describes the development of a Digital Integrated Circuit Design curriculum, which includes how to select the design level and how to implement the design. The curriculum is for the undergraduates in grade four, whose major is microelectronics. The development is in the background of very large scale integrated circuits. Since the popular design flow is a hierarchy of abstraction levels, the goal of the curriculum is to develop the students’ ability to design an actual circuit from scratch. Comparison is provided from two aspects. The first aspect is the contents of various published textbooks. The second aspect is the contents of similar courses in famous universities.