Article citationsMore>>

Valan Rajkumar, M. and Manoharan, P.S. (2013) FPGA Based Multilevel Cascaded Inverters with SVPWM Algorithm for Photovoltaic System. Solar Energy, 87, 229-245.
https://doi.org/10.1016/j.solener.2012.11.003

has been cited by the following article:

• TITLE: Experimental Analysis of Seven-Level Cascaded VSI with SVPWM Algorithm Utilizing FPGA for Photovoltaic System

  AUTHORS: M. Valan Rajkumar, B. Ambika

  KEYWORDS: Photovoltaic (PV) System, Cascaded H-Bridge Multilevel Inverter (CHMLI), Space Vector Pulse Width Modulation (SVPWM), Field Programmable Gate Array (FPGA), Total Harmonic Distortion (THD)

  JOURNAL NAME: Circuits and Systems, Vol.17 No.3, March 31, 2026

  ABSTRACT: This paper presents field programmable gate array (FPGA) implementation of space vector pulse width modulation (SVPWM) algorithm for a three-phase seven-level cascaded H-bridge multilevel inverter (CHMLI) for photovoltaic (PV) systems. The maximum power point tracking (MPPT) algorithm is solved by fuzzy logic controller. SVPWM algorithm uses a simple mapping to generate gate signals for the inverter. A digital design of SVPWM generator using hardware description language (VHDL) is proposed and implemented on FPGA. This is done to achieve high dynamic performance with low total harmonic distortion (THD). The results of proposed seven-level cascaded voltage source inverter (VSI) are compared with the five-level inverter in terms of THD. The simulated results are also validated through suitable experiments.