Article citationsMore>>

Mishra, V.K. and Chauhan, R.K. (2018) Area Efficient Layout Design of CMOS Circuit for High-Density ICs. International Journal of Electronics, 105, 73-87.
https://doi.org/10.1080/00207217.2017.1340978

has been cited by the following article:

SCIRP Newsletter
Copyright © 2006-2026 Scientific Research Publishing Inc. All Rights Reserved.
Top