Article citationsMore>>

I. Ishida, S. Tahara and Y. Wada, “Advanced Lift off Planarization Process for Josephson Integrated Circuits,” Applied Physics Letters, Vol. 53, 1988, pp. 316-318. doi:10.1063/1.99906

has been cited by the following article:

SCIRP Newsletter
Copyright © 2006-2026 Scientific Research Publishing Inc. All Rights Reserved.
Top