Article citationsMore>>

Chiang, T.-Y., Banerjee, K. and Saraswat, K.C. (2002) Analytical Thermal Model for Multilevel VLSI Interconnects Incorporating via Effect. IEEE Electron Device Letters, 23, 31-33.
https://doi.org/10.1109/55.974803

has been cited by the following article: