Article citationsMore>>

Corsonello, P., Lanuzza, M. and Perri, S. (2014) Gate-Level Body Biasing Technique for High-Speed Sub-Threshold CMOS Logic Gates. International Journal of Circuit Theory and Applications, 42, 65-70.
http://dx.doi.org/10.1002/cta.1838

has been cited by the following article:

SCIRP Newsletter
Copyright © 2006-2026 Scientific Research Publishing Inc. All Rights Reserved.
Top