Article citationsMore>>

Y. Tsugita, K. Ueno, T. Hirose, T. Asai and Y. Amemiya, “On-Chip PVT Compensation Techniques for Low-Voltage CMOS Digital LSIs,” IEEE International Symposium on Circuits and Systems, Taipei, Taiwan, 24-27 May 2009, pp. 1565-1568.

has been cited by the following article: