High Performance Novel Square Root Architecture Using Ancient Indian Mathematics for High Speed Signal Processing

ISSN Print: 2160-0368
ISSN Online: 2160-0384
www.scirp.net/journal/apm
E-mail: [email protected]

Citations

"High Performance Novel Square Root Architecture Using Ancient Indian Mathematics for High Speed Signal Processing"
written by Arindam Banerjee, Aniruddha Ghosh, Mainuck Das,
published by Advances in Pure Mathematics, Vol.5 No.8, 2015

has been cited by the following article(s):

[1]	Square root for perfect square numbers using vedic mathematics
	AIP conference …, 2023

[2]	Hardware Implementation for Determining Perfect and Non-Perfect Square Roots using Dwandwa Yoga on FPGA
	2022 International Conference on …, 2022

[3]	Penerapan iterasi tengah Babilonia dan metode Bakhshali dalam perhitungan akar kuadrat tidak sempurna
	2021

[4]	Square Root and Inverse Square Root Computation Using a Fast FPGA Based Architecture.
	Journal of Active & Passive Electronic Devices, 2018

[5]	Optimizing the flux and torque estimator of DTC in FPGA by using low-area square root calculator
	2016

[6]	FPGA Implementation ofLow-Area Square Root Calculator
	2015

[7]	FPGA Implementation of Low-Area Square Root Calculator
	TELKOMNIKA (Telecommunication Computing Electronics and Control), 2015

[8]	Σημασιολογική περιγραφή σκηνών σε περιβάλλοντα εικονικής πραγματικότητας.
	2015

[9]	SEMANTIC DESCRIPTION OF SCENES IN VIRTUAL REALITY ENVIRONMENTS
	2015

[1]	Advancements in VLSI Design, Microelectronics Devices and Circuits Lecture Notes in Electrical Engineering, 2025 DOI:10.1007/978-981-96-9231-6_11

[2]	Square root for perfect square numbers using Vedic mathematics 24TH TOPICAL CONFERENCE ON RADIO-FREQUENCY POWER IN PLASMAS, 2023 DOI:10.1063/5.0164287

[3]	Hardware Implementation for Determining Perfect and Non-Perfect Square Roots using Dwandwa Yoga on FPGA 2022 International Conference on Electrical, Computer and Energy Technologies (ICECET), 2022 DOI:10.1109/ICECET55527.2022.9872778

[4]	Optimizing the flux and torque estimator of DTC in FPGA by using low-area square root calculator 2016 IEEE International Conference on Power and Energy (PECon), 2016 DOI:10.1109/PECON.2016.7951616