has been cited by the following article(s):
|
[1]
|
Modular Framework for Constructing IoT-Server AKE in Post-Quantum Setting
|
|
IEEE Access,
2022 |
|
|
|
|
[2]
|
Parallel SHA-256 on SW26010 many-core processor for hashing of multiple messages
|
|
The Journal of Supercomputing,
2022 |
|
|
|
|
[3]
|
BIKE: Bit Flipping Key Encapsulation
|
|
2019 |
|
|
|
|
[4]
|
High-throughput and area-efficient fully-pipelined hashing cores using BRAM in FPGA
|
|
2019 |
|
|
|
|
[5]
|
Optimization of Tree Modes for Parallel Hash Functions: A Case Study
|
|
2017 |
|
|
|
|
[6]
|
NewHope：Algorithm Specifications and Supporting Documentation
|
|
2017 |
|
|
|
|
[7]
|
A toolbox for software optimization of QC-MDPC code-based cryptosystems
|
|
2017 |
|
|
|
|
[8]
|
Algorithm Specifications and Supporting Documentation
|
|
NewHope,
2017 |
|
|
|
|
[9]
|
Asymptotic analysis of plausible tree hash modes for SHA-3
|
|
2016 |
|
|
|
|
[10]
|
Some observations on the optimization of a parallel SHAKE function using Sakura
|
|
2016 |
|
|
|
|
[11]
|
On plausible tree hash modes for SHA-3
|
|
IACR Cryptology ePrint Archive,
2016 |
|
|
|
|
[12]
|
Fast keyed hash/pseudo-random function using SIMD multiply and permute
|
|
2016 |
|
|
|
|
[13]
|
Post-quantum Key Exchange-A New Hope
|
|
Proceedings of the 25th USENIX Security Symposium,
2016 |
|
|
|
|
[14]
|
Optimization of Tree Modes for Parallel Hash Functions
|
|
arXiv preprint arXiv:1512.05864,
2015 |
|
|
|
|
[15]
|
Erdem Alkim, Roberto Avanzi, Joppe Bos, Léo Ducas, Antonio de la Piedra, Thomas Pöppelmann, Peter Schwabe, Douglas Stebila Version 1.0-November 30 …
|
|
|
|
|
|
|
[16]
|
Erdem Alkim, Roberto Avanzi, Joppe Bos, Léo Ducas, Antonio de la Piedra, Thomas Pöppelmann, Peter Schwabe, Douglas Stebila Version 1.01 …
|
|
|
|
|
|
|
[1]
|
Parallel SHA-256 on SW26010 many-core processor for hashing of multiple messages
The Journal of Supercomputing,
2022
DOI:10.1007/s11227-022-04750-7
|
|
|
|
|
[2]
|
Modular Framework for Constructing IoT-Server AKE in Post-Quantum Setting
IEEE Access,
2022
DOI:10.1109/ACCESS.2022.3187537
|
|
|
|
|
[3]
|
High-throughput and area-efficient fully-pipelined hashing cores using BRAM in FPGA
Microprocessors and Microsystems,
2019
DOI:10.1016/j.micpro.2019.03.002
|
|
|
|