A Process Variation Tolerant OTA Design for Low Power ASIC Design

ISSN Print: 2153-1285
ISSN Online: 2153-1293
www.scirp.net/journal/cs
E-mail: [email protected]

Citations

"A Process Variation Tolerant OTA Design for Low Power ASIC Design"
written by R. Benschwartz, P. Sakthivel,
published by Circuits and Systems, Vol.7 No.6, 2016

has been cited by the following article(s):

[1]	Geração automática de padrões para teste estrutural de circuitos analógicos
	2021

[2]	Optimized low voltage low power dynamic comparator robust to process, voltage and temperature variation
	Indonesian Journal of …, 2020

Top

[1]	A Human–AI Co-Design Methodology for Robust and Compact Miller CMOS OTAs Using the Half-Diamond Layout Style for MOSFETs IEEE Access, 2026 DOI:10.1109/ACCESS.2026.3705653

[2]	Development of a PVT Verification Methodology for Robust Ultra-Low Power Dynamic Comparators 2024 IEEE International Conference on Semiconductor Electronics (ICSE), 2024 DOI:10.1109/ICSE62991.2024.10681345